Philips Semiconductors Programmable Logic Devices
Product specification
Programmable macro logic
PML™
PLHS501/PLHS501I
FEATURES
•
Programmable Macro Logic device
•
Full connectivity
•
TTL compatible
•
SNAP development system:
–
Supports third-party schematic entry
formats
–
Macro library
–
Versatile netlist format for design
portability
–
Logic, timing, and fault simulation
PIN CONFIGURATION
A Package
(52-pin PLCC)
I
17
I
16
I
15
I
14
I
13
I
12
I
11
I
10
I
9
7
V
CC
8
I
18
9
I
19
10
I
20
11
I
21
12
I
22
13
I
23
14
B
4
15
B
5
16
B
6
17
B
7
18
O
0
19
GND 20
21 22 23 24 25 26 27 28 29 30 31 32 33
6
5
4
3
2
1
I
8
I
7
I
6
I
5
46 V
CC
45 I
4
44 I
3
43 I
2
42 I
1
41 I
0
40 B
3
39 B
2
38 B
1
37 B
0
36 X
7
35 X
6
34 GND
52 51 50 49 48 47
•
Delay per internal NAND function = 6.5ns
(typ)
•
Testable in unprogrammed state
•
Security fuse allows protection of
proprietary designs
STRUCTURE
O
1
O
2
O
3
O
4
O
5
O
6
O
7
X
0
X
1
X
2
X
3
X
4
X
5
•
NAND gate based architecture
–
72 foldback NAND terms
•
136 input-wide logic terms
•
44 additional logic terms
•
24 dedicated inputs (I
0
– I
23
)
•
8 bidirectional I/Os with individual 3-State
enable:
–
4 Active-High (B
4
– B
7
)
–
4 Active-Low (B
0
– B
3
)
DESCRIPTION
The PLHS501 is a high-density Bipolar
Programmable Macro Logic device. PML
incorporates a programmable NAND
structure. The NAND architecture is an
efficient method for implementing any logic
function. The SNAP software development
system provides a user friendly environment
for design entry. SNAP eliminates the need
for a detailed understanding of the PLHS501
architecture and makes it transparent to the
user. PLHS501 is also supported on the
Philips Semiconductors SNAP software
development systems.
The PLHS501 is ideal for a wide range of
microprocessor support functions, including
bus interface and control applications.
The PLHS501 is also processed to industrial
requirements for operation over an extended
temperature range of –40°C to +85°C and
supply voltage of 4.5V to 5.5V.
ARCHITECTURE
The core of the PLHS501 is a programmable
fuse array of 72 NAND gates. The output of
each gate folds back upon itself and all other
NAND gates. In this manner, full connectivity
of all logic functions is achieved in the
PLHS501. Any logic function can be created
within the core of the device without wasting
valuable I/O pins. Furthermore, a speed
advantage is acquired by implementing
multi-level logic within a fast internal core
without incurring any delays from the I/O
buffers.
•
16 dedicated outputs:
–
4 Active-High outputs
O
0
, O
1
with common 3-State enable
O
2
, O
3
with common 3-State enable
–
4 Active-Low outputs:
O
4
, O
5
with common 3-State enable
O
6
, O
7
with common 3-State enable
–
8 Exclusive-OR outputs:
X
0
, X
1
with common 3-State enable
X
2
, X
3
with common 3-State enable
X
4
, X
5
with common 3-State enable
X
6
, X
7
with common 3-State enable
PML is a trademark of Philips Semiconductors
October 22, 1993
1
853–1207 11164
Philips Semiconductors Programmable Logic Devices
Product specification
Programmable macro logic
PML™
PLHS501/PLHS501I
ORDERING INFORMATION
DESCRIPTION
52-Pin Plastic Leaded Chip Carrier
52-Pin Plastic Leaded Chip Carrier
OPERATING CONDITIONS
Commercial Temperature Range
±5%
Power Supply
Industrial Temperature Range
±10%
Power Supply
ORDER CODE
PLHS501A
PLHS501IA
DRAWING NUMBER
0397E
0397E
DESIGN DEVELOPMENT TOOLS
SNAP
The SNAP Software Development System
provides the necessary tools for designing
with PML. SNAP provides the following:
SNAP operates on an IBM
®
PC/XT, PC/AT,
PS/2, or any compatible system with DOS
2.1 or higher. The minimum system
configuration for SNAP is 640K bytes of RAM
and a hard disk.
SNAP provides primitive PML function
libraries for third-party schematic design
packages. Custom macro function libraries
can be defined in schematic or equation form.
After the completion of a design, the software
compiles the design for syntax and
completeness. Complete simulation can be
carried out using the different simulation tools
available.
The programming data is generated in
JEDEC format. Using the Device
Programmer Interface (DPI) module of SNAP,
the JEDEC fusemap is sent from the host
computer to the device programmer.
DESIGN SECURITY
The PLHS501 has a programmable security
fuse that controls the access to the data
programmed in the device. By using this
programmable feature, proprietary designs
implemented in the device cannot be copied
or retrieved.
•
Schematic entry netlist generation from
third-party schematic design packages
such as OrCAD/SDT III
™
and
FutureNet
™
.
•
Macro library for standard TTL functions
and user defined functions
•
Boolean equation entry
•
State equation entry
•
Syntax and design entry checking
•
Simulator includes logic simulation, fault
simulation and timing simulation.
PROGRAMMING/SOFTWARE
SUPPORT
Refer to Section 9
(Development Software)
and Section 10
(Third-party Programmer/
Software Support)
of this data handbook for
additional information.
FutureNet is a trademark of FutureNet Corporation.
OrCAD/SDT is a trademark of OrCAD, Inc.
IBM is a registered trademark of International Business Machines Corporation.
October 22, 1993
2
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
