电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

PLL602-04HOC-R

产品描述Low Phase Noise CMOS XO (96MHz to 200MHz)
文件大小196KB,共4页
制造商PLL (PhaseLink Corporation)
下载文档 全文预览

PLL602-04HOC-R概述

Low Phase Noise CMOS XO (96MHz to 200MHz)

文档预览

下载PDF文档
PLL602-04
Low Phase Noise CMOS XO (96MHz to 200MHz)
FEATURES
Low phase noise XO for the 96MHz to 200MHz
range (-125 dBc at 10kHz offset).
12 to 25MHz crystal input.
Integrated crystal load capacitor: no external
load capacitor required.
Low jitter (RMS): 4ps period jitter (1 sigma).
Selectable High Drive (30mA) or Standard Drive
(10mA) output.
3.3V operation.
Available in 8-Pin TSSOP or SOIC.
PIN CONFIGURATION
CLK
VDD
OE^
XIN
1
2
3
4
8
7
6
5
GND
GND
N/C
XOUT
Note: ^ denotes internal pull up
OUTPUT RANGE
MULTIPLIER
x8
FREQUENCY
RANGE
96 - 200MHz
OUTPUT
BUFFER
CMOS
PLL602-04
DESCRIPTION
The PLL602-04 is a low cost, high performance and
low phase noise XO, providing less than -125 dBc at
10kHz offset in the 96MHz to 200MHz operating
range. The very low jitter (4ps RMS period jitter)
makes this chip ideal for 155.52MHz SONET and
SDH applications, and for 125MHz and 106.25MHz
applications. Input crystal can range from 12 to
25MHz (fundamental resonant mode).
BLOCK DIAGRAM
VCO
Divider
Reference
Divider
Phase
Comparator
Charge
Pump
Loop
Filter
VCO
CLK
XIN
XOUT
XTAL
OSC
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/03/04 Page 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 504  1153  169  612  1132  11  24  4  13  23 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved