电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74VHC138SJX_NL

产品描述编码器、解码器、复用器和解复用器
产品类别逻辑    逻辑   
文件大小65KB,共7页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
标准
下载文档 详细参数 全文预览

74VHC138SJX_NL概述

编码器、解码器、复用器和解复用器

74VHC138SJX_NL规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Fairchild
Reach Compliance Codecompli
Is SamacsysN
JESD-30 代码R-PDSO-G16
负载电容(CL)50 pF
逻辑集成电路类型OTHER DECODER/DRIVER
最大I(ol)0.008 A
功能数量1
端子数量16
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP16,.3
封装形状RECTANGULAR
封装形式SMALL OUTLINE
包装方法TAPE AND REEL
电源2/5.5 V
Prop。Delay @ Nom-Su11.5 ns
认证状态Not Qualified
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
Base Number Matches1

文档预览

下载PDF文档
74VHC138 3-to-8 Decoder/Demultiplexer
November 1992
Revised April 1999
74VHC138
3-to-8 Decoder/Demultiplexer
General Description
The VHC138 is an advanced high speed CMOS 3-to-8
decoder/demultiplexer fabricated with silicon gate CMOS
technology. It achieves the high speed operation similar to
equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation.
When the device is enabled, 3 binary select inputs (A
0
, A
1
and A
2
) determine which one of the outputs (O
0
–O
7
) will go
LOW. When enable input E
3
is held LOW or either E
1
or E
2
is held HIGH, decoding function is inhibited and all outputs
go HIGH. E
3
, E
1
and E
2
inputs are provided to ease cas-
cade connection and for use as an address decoder for
memory systems. An input protection circuit ensures that
0V to 7V can be applied to the input pins without regard to
the supply voltage. This device can be used to interface 5V
to 3V systems and two supply systems such as battery
back up. This circuit prevents device destruction due to
mismatched supply and input voltages.
Features
s
High Speed: t
PD
=
5.7ns (typ) at T
A
=
25°C
s
Low power dissipation: I
CC
=
4
µA
(max.) at T
A
=
25°C
s
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min.)
s
Power down protection provided on all inputs
s
Pin and function compatible with 74HC138
Ordering Code:
Order Number
74VHC138M
74VHC138SJ
74VHC138MTC
74VHC138N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
A
0
–A
2
E
1
–E
2
E
3
O
0
–O
7
Description
Address Inputs
Enable Inputs
Enable Input
Outputs
© 1999 Fairchild Semiconductor Corporation
DS011537.prf
www.fairchildsemi.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 383  562  281  301  498  2  18  25  6  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved