69F1608
128 Megabit (16M x 8-Bit)
Flash Memory Module
Logic Diagram (1 of 4 Die)
Memory
F
EATURES
:
• Single 5.0 V supply
D
ESCRIPTION
:
Maxwell Technologies’ 69F1608 high-performance flash mem-
ory is a 16M x 8-bit NAND Flash Memory with a spare 128K
(131,072) x 8-bit. A program operation programs the 528-byte
page in 250 µ s and an erase operation can be performed in 2
ms on an 8K-byte block. Data within a page can be read out at
50 ns cycle time per byte. The on-chip write controller auto-
mates all program and erase functions, including pulse repeti-
tion, where required, and internal verify and margining of data.
Even write-intensive systems can take advantage of the
69F1608’s extended reliability of 1,000,000 program/erase
cycles by providing either ECC (Error Correction Code) or real
time mapping-out algorithm. These algorithms have been
implemented in many mass storage applications. The spare
16 bytes of a page combined with the other 512 bytes can be
utilized by system-level ECC. The 69F1608 is an optimum
solution for large non-volatile storage applications such as
solid state data storage, digital voice recorders, digital still
cameras and other applications requiring nonvolatility.
Maxwell Technologies' patented R
AD
-P
AK
® packaging technol-
ogy incorporates radiation shielding in the microcircuit pack-
age. Capable of surviving in space environments, the
69F1608 is ideal for satellite, spacecraft, and space probe
missions. It is available with packaging and screening up to
Maxwell Technologies self-defined Class K.
•
Organization:
- Memory cell array: (4M + 128k) bit x 8bit
- Data register: (512 + 16) bit x 8bit
-
Contains 4 (32 Megabit) Die
Automatic program and erase
- Page program: (512 + 16) Byte
- Block erase: (8K + 256) Byte
- Status register
528-Byte page read operation
- Random access: 10 µ s (max)
- Serial page access: 50 ns (min)
Fast write cycle time
- Program time: 250 µ s (typ)
- Block erase time: 2 ms (typ)
Command/address/data multiplexed I/O port
Hardware data protection
- Program/erase lockout during power transitions
Reliable CMOS floating-gate technology
- Endurance: 1,000,000 program/erase cycles
- Data retention: 10 years
Command register operation
•
•
•
•
•
•
•
01.07.05 REV 2
All data sheets are subject to change without notice
1
(858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com
©2005 Maxwell Technologies
All rights reserved.
128 Megabit (16M x 8-Bit) Flash Memory Module
T
ABLE
1. P
INOUT
D
ESCRIPTION
P
IN
1, 24
2
S
YMBOL
V
CC
Command Latch Enable
(CLE)
D
ESCRIPTION
Supply Voltage
69F1608
The CLE input controls the path activation for commands sent to
the command register. When active high, commands are latched
into the command register through the I/O ports on the rising
edge of the WE signal.
The ALE input controls the path activation for address and input
data to the internal address/data register. Addresses are latched
on the rising edge or WE with ALE high, and input data is latched
when ALE is low.
The WE input controls writes to the I/O port. Commands,
address and data are latched on the rising edge of the WE
pulse.
The WP pin provides inadvertent write/erase protection during
power transitions. The internal high voltage generator is reset
when the WP pin is active low.
The CE input is the device selection control. When CE goes high
during a read operation, the device is returned to standby mode.
However, when the device is in the busy state during program or
erase, CE high is ignored, and does not return the device to
standby mode.
The I/O pins are used to input command, address and data, and
to output data during read operations. The I/O pins float to High-
Z when the chip is deselected or when the outputs are disabled.
Ground
Output Buffer Voltage
The SE input controls the spare area selection when SE is high,
the device is deselected the spare area during Read1, Sequen-
tial data input and page Program.
The R/B output indicates the status of the device operation.
When low, it indicates that a program, erase or random read
operation is in process and returns to high state upon comple-
tion. It is an open drain output and does not float to High-Z condi-
tion when the chip is deselected or when outputs are disabled.
The RE inputs is the serial data-out control, and when active
drives the data onto the I/O bus. Data is valid t
REA
after the falling
edge of RE which also increments the internal column address
counter by one.
No Connection
3
Address Latch Enable
(ALE)
4
Write Enable
(WE)
Write Protect
(WP)
Chip Enable Inputs
CE1 - CE4
5
6, 7, 18, 19
8, 9, 10, 11
14, 15, 16, 17
12
13
20
I/O Port:
I/O0 ~I/O7
V
SS
V
CC
Q
Spare Area Enable (SE)
21
Read/Busy
(R/B)
22
Read Enable
(RE)
23
NC
01.07.05 REV 2
All data sheets are subject to change without notice
2
©2005 Maxwell Technologies
All rights reserved.
128 Megabit (16M x 8-Bit) Flash Memory Module
T
ABLE
2. 69F1608 A
BSOLUTE
M
AXIMUM
R
ATINGS 1,2
P
ARAMETER
Voltage on any pin relative to V
SS
Operating Temperature
Storage temperature
Short circuit output current
S
YMBOL
V
IN
T
BIAS
T
STG
I
OS
M
IN
-0.6
-40
-65
--
69F1608
M
AX
7.0
125
150
5
U
NIT
V
°
C
°
C
mA
1. Minimum DC voltage is -0.3 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 30 ns.
Maximum DC voltage on input/output pins is V
CC
+ 0.3 V which, during transitions, may overshoot to V
CC
+ 2.0 V for periods <
20 ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings
conditions for extended periods may affect reliability.
T
ABLE
3. 69F1608 R
ECOMMENDED
O
PERATING
C
ONDITIONS
(V
CC
= 5 V ± 10%, T
A
= -40
TO
125
°
C)
P
ARAMETER
Supply voltage
Supply voltage
Input High Voltage
Input Low Voltage
S
YMBOL
V
CC
V
SS
V
IH
V
IL
M
IN
4.5
0
2.4
-0.3
T
YP
5.0
0
--
--
M
AX
5.5
0
V
CC
±0.5
0.8
U
NIT
V
V
V
V
T
ABLE
4. D
ELTA
L
IMITS
P
ARAMTER
I
CC
1
I
SB
1
I
SB
2
C
ONDITION
±10%
±10%
±10%
T
ABLE
5. 69F1608 AC T
EST
C
ONDITION
(V
CC
= 5 V ± 10%, T
A
= -40
TO
125
°
C,
UNLESS OTHERWISE NOTED
)
P
ARAMETER
Input pulse levels
Input rise times
Input and output timing levels
M
IN
0.4
--
0.8
M
AX
2.6
5.0
2.0
U
NIT
V
ns
V
01.07.05 REV 2
All data sheets are subject to change without notice
3
©2005 Maxwell Technologies
All rights reserved.
128 Megabit (16M x 8-Bit) Flash Memory Module
T
ABLE
6. 69F1608 DC
AND
O
PERATING
C
HARACTERISTICS
(V
CC
= 5 V ± 10%, T
A
= -40
TO
125
°
C,
UNLESS OTHERWISE NOTED
)
P
ARAMETER
Operating current
1
Sequential
read
Program
Erase
Stand-by-current (TTL)
Stand-by current (CMOS)
Input leakage current
2
Output leakage current
Input high voltage, all inputs
Input low voltage, all inputs
Output high voltage level
Output low voltage level
S
YMBOL
I
CC1
t
CYCLE
= 80 ns
I
CC2
I
CC3
I
SB1
I
SB2
I
LI
I
LO
V
IH
V
IL
V
OH
V
OL
I
OH
= -400 µ A
I
OL
= 2.1 mA
V
OL
= 0.4 V
CEX = V
IL
I
OUT
= 0 mA
CE 1-4 = V
IH
WP = SE = 0V or V
CC
CE1-4 = V
CC
- 0.2
WP = SE = 0V or V
CC
V
IN
= 0 to 5.5 V
V
OUT
= 0 to 5.5 V
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
--
--
--
--
-40
-40
2.0
--
2.4
--
8
15
25
--
40
--
--
--
--
--
--
10
T
EST
C
ONDITIONS
S
UBGROUPS
1, 2, 3
M
IN
--
T
YP
15
69F1608
M
AX
30
30
40
4
400
40
40
--
0.8
--
0.4
--
U
NIT
mA
mA
uA
uA
uA
V
V
V
V
mA
I
OL
(R/B)
Outuput low current (R/B)
1. Only one (1) CE 1-4 active at a time.
2. CE1-4 Leakage Current = +/- 10uA.
T
ABLE
7. 69F1608 C
APACITANCE 1
P
ARAMETER
Input/Output capacitance
Input capacitance (CE1-4 = 10pF)
1. Capacitance Guarenteed by design.
S
YMBOL
C
I/O
C
IN
S
UBGROUPS
4, 5, 6
4, 5, 6
T
EST
C
ONDITION
V
IL
= 0V
V
IN
= 0V
--
--
40
40
pF
pF
M
IN
M
AX
U
NIT
T
ABLE
8. 69F1608 M
ODE
S
ELECTION
CLE
H
L
ALE
L
H
CE
L
L
WE
RE
H
H
SE
X
X
WP
X
X
Read Mode
M
ODE
Command Input
Address Input (3
Clock)
01.07.05 REV 2
All data sheets are subject to change without notice
4
©2005 Maxwell Technologies
All rights reserved.
128 Megabit (16M x 8-Bit) Flash Memory Module
T
ABLE
8. 69F1608 M
ODE
S
ELECTION
CLE
H
L
L
L
L
X
X
X
X
ALE
L
H
L
L
L
X
X
X
2
X
CE
L
L
L
L
L
X
X
X
H
H
H
X
X
X
X
H
X
X
X
X
WE
RE
H
H
H
SE
X
X
L/H
1
L/H
1
L/H
1
L/H
1
X
X
0V/V
CC3
WP
H
H
H
X
X
H
H
L
Data Input
Write Mode
69F1608
M
ODE
Command Input
Address Input (3
Clock)
Sequential Read & Data Output
During Read (Busy)
During Program (Busy)
During Erase (Busy)
Write Protect
0V/V
CC3
Stand-by
1. When SE is high, spare area is deselected.
2. X can be V
IL
or V
IH
.
3. WP should be biased to CMOS high or CMOS low for standby.
T
ABLE
9. 69F1608 P
ROGRAM
/E
RASE
C
HARACTERISTICS
(V
CC
= 5 V ± 10%, T
A
=-40
TO
+125C,
UNLESS OTHERWISE NOTED
)
P
ARAMETER
Program time
Number of partial program cycles in the same page
Block erase time
S
YMBOL
t
PROG
N
OP
t
BERS
M
IN
--
--
--
T
YP
0.25
--
2
M
AX
1.5
10
10
U
NIT
ms
cycles
ms
01.07.05 REV 2
All data sheets are subject to change without notice
5
©2005 Maxwell Technologies
All rights reserved.
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
