SG572288FD8SZCL
Preliminary
Ordering Information
Part Numbers
SG572288FD8SZCL
Description
128Mx72 (1GB), DDR, 200-pin Mini-DIMM, Unbuffered, ECC,
64Mx8 Based, DDR333B, 30.00mm, 22Ω DQ termination,
Green Module (RoHS Compliant).
Module Speed
PC2700 @ CL 2.5
Corporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
1
SG572288FD8SZCL
Preliminary
Revision History
• February 17, 2006
Preliminary datasheet released.
Corporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
2
SG572288FD8SZCL
Preliminary
1GByte (128Mx72) DDR SDRAM Module - 64Mx8 Based
200-pin SO-DIMM, Unbuffered, ECC
Features
•
•
•
•
•
•
•
Standard
:
Configuration
:
Cycle Time
:
CAS# Latency
:
Burst Length
:
Burst Type
:
No. of Internal
Banks per SDRAM :
JEDEC
ECC
6.0ns
2.0, 2.5
2, 4, 8
Sequential/Interleave
4
•
•
•
•
•
•
•
Operating Voltage :
2.5V
Refresh
:
8K/64ms
Device Physicals :
FBGA
Lead Finish
:
Gold
Length x Height
:
68.80mm x 30.00mm
No. of sides
:
Double-sided
Mating Connector (Examples)
Vertical
:
Molex - 87782-2202
200-pin DDR Mini-DIMM Pin List
Pin Pin
No. Name
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
V
REF
V
SS
DQ0
DQ1
V
DD
DQS0
DQ2
V
SS
DQ3
DQ8
V
DD
DQ9
DQS1
V
SS
DQ10
DQ11
V
DD
CK0
CK0#
V
SS
DQ16
Pin Pin
No. Name
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
V
SS
DQ19
DQ24
V
DD
DQ25
DQS3
V
SS
DQ26
DQ27
V
DD
CB0
CB1
V
SS
DQS8
CB2
V
DD
CB3
DU
V
SS
CK2
CK2#
Pin Pin
No. Name
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
A9
V
SS
A7
A5
A3
A1
V
DD
A10/AP
BA0
WE#
CS0#
DU
V
SS
DQ32
DQ33
V
DD
DQS4
DQ34
V
SS
DQ35
DQ40
Pin Pin
No. Name
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
DQ42
DQ43
V
DD
V
DD
V
SS
V
SS
DQ48
DQ49
V
DD
DQS6
DQ50
V
SS
DQ51
DQ56
V
DD
DQ57
DQS7
V
SS
DQ58
DQ59
V
DD
Pin Pin
No. Name
101 V
REF
102 V
SS
103 DQ4
104 DQ5
105 V
DD
106 DM0
107 DQ6
108 V
SS
109 DQ7
110 DQ12
111
V
DD
Pin Pin
No. Name
126 V
SS
127 DQ23
128 DQ28
129 V
DD
130 DQ29
131 DM3
132 V
SS
133 DQ30
134 DQ31
135 V
DD
136 CB4
137 CB5
138 V
SS
139 DM8
140 CB6
141 V
DD
142 CB7
143 DU
144 V
SS
145 V
SS
146 V
DD
Pin Pin
No. Name
151 A8
152 V
SS
153 A6
154 A4
155 A2
156 A0
157 V
DD
158 BA1
159 RAS#
160 CAS#
161 CS1#
162 DU
163 V
SS
164 DQ36
165 DQ37
166 V
DD
167 DM4
168 DQ38
169 V
SS
170 DQ39
171 DQ44
Pin Pin
No. Name
176 DQ46
177 DQ47
178 V
DD
179 CK1#
180 CK1
181 V
SS
182 DQ52
183 DQ53
184 V
DD
185 DM6
186 DQ54
187 V
SS
188 DQ55
189 DQ60
190 V
DD
191 DQ61
192 DM7
193 V
SS
194 DQ62
195 DQ63
196 V
DD
112 DQ13
113 DM1
114 V
SS
115 DQ14
116 DQ15
117 V
DD
118 V
DD
119 V
SS
120 V
SS
121 DQ20
( All specifications of this device are subject to change without notice.)
Corporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
3
SG572288FD8SZCL
Preliminary
200-pin DDR Mini-DIMM Pin List (Contd.)
Pin Pin
No. Name
22
23
24
25
DQ17
V
DD
DQS2
DQ18
Pin Pin
No. Name
47
48
49
50
V
DD
CKE1
DU
A12
Pin Pin
No. Name
72
73
74
75
V
DD
DQ41
DQS5
V
SS
Pin Pin
No. Name
97
98
99
SDA
SCL
V
DDSPD
Pin Pin
No. Name
122 DQ21
123 V
DD
124 DM2
125 DQ22
Pin Pin
No. Name
147 V
DD
148 CKE0
149 A13 (NC)
150 A11
Pin Pin
No. Name
172 V
DD
173 DQ45
174 DM5
175 V
SS
Pin Pin
No. Name
197 SA0
198 SA1
199 SA2
200 DU
1
100 V
DDID
Note:
1. Pin 100 (V
DDID
) is not connected on this module. Therefore V
DDQ
of all the DDR devices is same as V
DD
.
Pin Description Table
Symbol
CK0, CK0#
CK1, CK1#
CK2, CK2#
CKE0, CKE1
CS0#, CS1#
Type
SSTL
(Inputs)
Polarity
Crossing Point
Function
The system clock inputs. All address and command lines are sampled on the cross point of
the rising edge of CLK and falling edge of CLK#. A Delay Locked Loop (DLL) circuit is
driven from the clock inputs and output timing for read operations is synchronized to the
input clock.
Activates the SDRAM CLK signal when high and deactivates the CLK signal when low. By
deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
Enables the associated DDR SDRAM command decoder when low and disables decoder
when high. When decoder is disabled, new commands are ignored but previous operations
continue.
When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the
operations to be executed by the SDRAM.
Selects which of the four internal SDRAM banks is activated.
During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when
sampled at the rising clock edge.
During a Read or Write command cycle, A0-A9, A11 defines the column address (CA0-
CA9, CA11) when sampled at the rising clock edge. In addition to the column address, A10/
AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If
AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If
AP is low, autoprecharge is disabled.
During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to con-
trol which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the
state of BA0 or BA1. If AP is low, BA0 and BA1 are used to define which bank to precharge.
Data Input/Output pins.
The data write masks, associated with one data byte. In Write mode, DM operates as a byte
mask by allowing input data to be written if it is low but blocks the write operation if it is high.
In Read mode, DM lines have no effect.
The data strobes, associated with one data byte, sourced with data transfers. In Write
mode, the data strobe is sourced by the controller and is centered in the data window. In
Read mode, the data strobe is sourced by the DDR SDRAMs and is sent at the leading
edge of the data window.
SSTL
SSTL
Active High
Active Low
RAS#, CAS#,
WE#
BA0, BA1
A0~A9,
A10/AP,
A11~A12
SSTL
SSTL
SSTL
Active Low
-
-
DQ0~DQ63
CB0~CB7
DM0~DM8
SSTL
SSTL
-
Active High
DQS0~DQS8
SSTL
Negative &
Positive Edge
Corporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
4
SG572288FD8SZCL
Preliminary
Pin Description Table (Contd.)
Symbol
SA0~SA2
SDA
Type
LVTTL
LVTTL
Polarity
-
-
Function
These signals are tied on the system to either V
SS
or V
DD
to configure the serial SPD.
This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor
must be connected on the system board from the SDA bus line to V
DD
to act as a pullup.
This signal is used to clock data into and out of the SPD EEPROM. A resistor may be con-
nected on the system board from the SCL bus line to V
DD
to act as a pullup.
Power and ground for the DDR SDRAM input buffers and core logic.
Reference voltage for SSTL2 inputs.
Serial EEPROM positive power supply (wired to a separate power pin at the connector
which supports both 2.3Volt and 3.3Volt operation).
V
DD
Identification flag (not used).
No Connection.
Do Not Use Pins.
SCL
LVTTL
-
V
DD,
V
SS
V
REF
V
DDSPD
V
DDID
NC
DU
Supply
Supply
Supply
Supply
-
-
-
-
-
-
-
-
Corporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
5
NXP MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
