电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9367AC-5B1-30E220.00001

产品描述LVPECL Output Clock Oscillator, 220.00001MHz Nom, PQFD-6
产品类别无源元件    振荡器   
文件大小1MB,共18页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT9367AC-5B1-30E220.00001概述

LVPECL Output Clock Oscillator, 220.00001MHz Nom, PQFD-6

SIT9367AC-5B1-30E220.00001规格参数

参数名称属性值
是否Rohs认证符合
Objectid145142090523
包装说明DILCC6,.1,43
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL7.04
其他特性ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
最长下降时间0.32 ns
频率调整-机械NO
频率稳定性20%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
标称工作频率220.00001 MHz
最高工作温度70 °C
最低工作温度-20 °C
振荡器类型LVPECL
输出负载50 OHM
封装等效代码DILCC6,.1,43
物理尺寸3.2mm x 2.5mm x 0.85mm
最长上升时间0.32 ns
最大供电电压3.3 V
最小供电电压2.7 V
标称供电电压3 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

SIT9367AC-5B1-30E220.00001文档预览

SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Description
The
SiT9367
is a 220.000001 MHz to 725 MHz
differential MEMS XO engineered for low-jitter
applications. Utilizing SiTime’s unique DualMEMS™
temperature
sensing
and
TurboCompensation™
technology, the SiT9367 delivers exceptional dynamic
performance by providing resistance to airflow, thermal
gradients, shock and vibration. This device also
integrates multiple on-chip regulators to filter power
supply noise, eliminating the need for a dedicated
external LDO.
The SiT9367 can be factory programmed for any
combination of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
The wide frequency range and programmability makes
this device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
Features
Any frequency between 220.000001 MHz and 725 MHz,
accurate to 6 decimal places.
For HCSL output signaling, maximum frequency is
500 MHz.
Contact SiTime
for higher frequency options.
(For additional frequencies, refer to
SiT9366
and
SiT9365
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL output
signaling
0.1ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low ±10 ppm
Wide temperature range from -40°C to 105°C
Contact SiTime
for higher temperature range options
Industry-standard packages: 3.2 x 2.5 mm , 7.0 x 5.0 mm
2
and 5.0 x 3.2 mm package
2
2
Applications
100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
6
VDD
OUT-
OUT+
2
5
3
4
Figure 1. SiT9367 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 6
for Pin Descriptions)
Rev 1.06
August 17, 2019
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Ordering Information
SiT9367AC - 1B2-33E322.265625T
Part Family
“SiT9367”
Packaging
“T”, “Y”, “D” or “E”
Refer to table below for packing method
[1]
Leave Blank for Bulk
Revision Letter
“A” is the revision of Silicon
Frequency
Temperature Range
“C”: Extended Commercial, -20 to 70°C
“I”: Industrial, -40 to 85°C
“B”: -40 to 95°C
“E”: Extended Industrial, -40 to 105°C
220.00001 to 725 MHz for LVDS and
LVPECL output drivers
[2]
220.00001 to 500 MHz for HCSL driver
Feature Pin
“N”: No Connect
“E”: Output Enable
Signalling Type
“1”: LVPECL
“2”: LVDS
“4”: HCSL
“5”: Low-swing LVPECL
Voltage Supply
“25”: 2.5 V ±10%
“28”: 2.8 V ±10%
“30”: 3.0 V ±10%
“33”: 3.3 V ±10%
Package Size
“B”: 3.2 x 2.5 mm
“C”: 5.0 x 3.2 mm with center pad
“E”: 7.0 x 5.0 mm with center pad
Frequency Stability
“F”:
“1”:
“2”:
“3”:
±10 ppm
±20 ppm
±25 ppm
±50 ppm
Notes:
1. Bulk is available for sampling only.
2.
Contact SiTime
for higher frequency HCSL options.
Table 1. Ordering Codes for Supported Tape & Reel Packing Method
Device Size
(mm x mm)
7.0 x 5.0
5.0 x 3.2
3.2 x 2.5
D
E
8 mm T&R
(3ku)
8 mm T&R
(1ku)
12 mm T&R
(3ku)
T
12 mm T&R
(1ku)
Y
16 mm T&R
(3ku)
T
16 mm T&R
(1ku)
Y
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
TABLE OF CONTENTS
Description ................................................................................................................................................................................... 1
Features ....................................................................................................................................................................................... 1
Applications .................................................................................................................................................................................. 1
Block Diagram .............................................................................................................................................................................. 1
Package Pinout ............................................................................................................................................................................ 1
Ordering Information .................................................................................................................................................................... 2
Electrical Characteristics .............................................................................................................................................................. 2
Waveform Diagrams..................................................................................................................................................................... 6
Termination Diagrams .................................................................................................................................................................. 8
LVPECL and Low-swing LVPECL ......................................................................................................................................... 8
LVDS................................................................................................................................................................................... 10
HCSL .................................................................................................................................................................................. 11
2
Dimensions and Patterns ― 3.2 x 2.5 mm ................................................................................................................................ 12
2
Dimensions and Patterns ― 5.0 x 3.2 mm ................................................................................................................................ 12
2
Dimensions and Patterns ― 7.0 x 5.0 mm ................................................................................................................................ 13
Additional Information................................................................................................................................................................. 14
Revision History ......................................................................................................................................................................... 15
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage
with standard output termination shown in the termination diagrams. Typical values are at 25°C at nominal supply voltage.
Table 2. Electrical Characteristics – Common to LVPECL, Low-swing LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-10
-20
-25
-50
First Year Aging
5 Year Aging
10 Year Aging
20 Year Aging
Operating Temperature Range
F_1y
F_5y
F_10y
F_20y
T_use
-0.7
-1.1
-1.3
-1.5
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
Typ.
±0.4
±0.7
±0.8
±1.0
3.30
3.00
2.80
2.50
100
Max.
725
+10
+20
+25
+50
+0.7
+1.1
+1.3
+1.5
+70
+85
+95
+105
3.63
3.30
3.08
2.75
30%
-
55
3.0
3.8
Unit
MHz
ppm
ppm
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
Vdd
Vdd
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 322.265625 MHz. Measured from the time OE pin reaches rated
VIH and VIL to the time clock pins reach 90% of swing and high-Z.
See
Figure 8
and
Figure 9
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Extended Industrial
At 85°C
At 85°C
At 85°C
At 85°C
Extended Commercial
Industrial
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage and load variations
Frequency Range
Frequency Stability
Temperature Range
Supply Voltage
Input Characteristics
Output Characteristics
Startup and OE Timing
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Table 3. Electrical Characteristics – LVPECL Specific
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
Output High Voltage
Output Low Voltage
Output Differential Voltage
Swing
Rise/Fall Time
RMS Period Jitter
[3]
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
Min.
Vdd-1.15
Vdd-2.0
1.2
Typ.
0.15
1.6
225
Max.
94
63
33
Vdd-0.7
Vdd-1.5
2.0
330
Unit
mA
mA
A
mA
V
V
V
ps
Condition
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
See
Figure 4
See
Figure 4
See
Figure 5
20% to 80%, see
Figure 5
Current Consumption
Output Characteristics for LVPECL
Output Characteristics for Low-swing LVPECL
Vdd-1.2
Vdd-0.75
V
See
Figure 4
Vdd-1.8
0.4
0.4
1
1
225
1.0
0.220
Vdd-1.25
1.2
1.6
320
1.6
0.270
V
V
V
ps
Ps
Ps
See
Figure 4
Output frequency 1 to 220 MHz, See
Figure 5
Output frequency greater than 220 MHz, See
Figure 5
20% to 80%. See
Figure 5
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and
-40 to 85ºC.
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and
-40 to 105ºC
f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all
Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and
-40 to 85ºC.
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and
-40 to 105ºC
f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all
Vdd levels
Jitter – 7.0 x 5.0 mm Package
RMS Phase Jitter (random)
0.220
0.300
Ps
0.1
Ps
Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages
RMS Period Jitter
[3]
T_jitt
T_phj
1.0
0.225
1.6
0.282
Ps
ps
RMS Phase Jitter (random)
0.225
0.315
ps
0.1
ps
Notes:
3. Measured according to JESD65B
Rev 1.06
Page 2 of 18
www.sitime.com
晒WEBENCH设计的过程+LED电源
1.找到网址,中文的 163627 2 选择LED 设计, 选择LED 管 163628 3 下面已选择好的LED ,更改了参数串3 并 2 163629 4.选择 NEXT ,方案出来了 163630 5,大功成了,输出文档 16 ......
samhuang8204 模拟与混合信号
来做个统计~ 看看大家的参赛情况~
本帖最后由 paulhyde 于 2014-9-15 08:57 编辑 最近甚是郁闷 实验室把我们大二的当成打酱油的了 给大三的又是买元件又是做工业板。。。悲催 啊! 大二的兄弟们 顶起来啊~ 我们不是 ......
qw13164183 电子竞赛
先进的封装堆叠技术
业界希望IC封装开发人员能在产品每一次更新换代时集成更多的功能和更高的性能。电子领域中产品尺寸不断缩减、性能要求不断提高和集成度越来越高的趋势毫无减退迹象。另外,供应链灵活性和不断地 ......
oych1017 嵌入式系统
热电偶的正确使用
如热电偶安装的位置及插入深度不能反映炉膛的真实温度等,换句话说,热电偶不应装在太靠近门和加热的地方,插入的深度至少应为保护管直径的8~10倍;热电偶的保护套管与壁间的间隔未填绝热物质 ......
锐特0087 工业自动化与控制
关于DSP builder里编译出错问题
我的软件版本是 MATLAB 2010b + DSP 11.0 + QUATUS 11.0 (都是32位)。 现在破解完了,编译时点击compile 时报错: Info: Generating HDL Info: Analyzing Simulink model Info: Analysis ......
yifeifei000 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 610  704  432  2754  2909  13  15  9  56  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved