ADVANCE
‡
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
FLASH AND SRAM
COMBO MEMORY
FEATURES
• Flexible dual-bank architecture
• Support for true concurrent operations with no
latency:
Read bank
b
during program bank
a
and vice versa
Read bank
b
during erase bank
a
and vice versa
• Organization: 2,048K x 16 (Flash)
256K x 16 (SRAM)
• Basic configuration:
Flash
Bank
a
(8Mb Flash for data storage)
– Eight 4K-word parameter blocks
– Fifteen 32K-word blocks
Bank
b
(24Mb Flash for program storage)
– Forty-eight 32K-word main blocks
SRAM
4Mb SRAM for data storage
– 256K-words
• F_V
CC
, V
CC
Q, F_V
PP
, S_V
CC
voltages
MT28C3224P20
1.80V (MIN)/2.20V (MAX) F_V
CC
read voltage
1.80V (MIN)/2.20V (MAX) S_V
CC
read voltage
1.80V (MIN)/2.20V (MAX) V
CC
Q
MT28C3224P18
1.70V (MIN)/1.90V (MAX) F_V
CC
read voltage
1.70V (MIN)/1.90V (MAX) S_V
CC
read voltage
1.70V (MIN)/1.90V (MAX) V
CC
Q
MT28C3224P20/P18
1.80V (TYP) F_V
PP
(in-system PROGRAM/ERASE)
1.0V (MIN) S_V
CC
(SRAM data retention)
12V ±5% (HV) F_V
PP
(production programming
compatibility)
• Asynchronous access time
Flash access time: 80ns @ 1.80V F_V
CC
SRAM access time: 85ns @ 1.80V S_V
CC
• Page Mode read access
Interpage read access: 80ns @ 1.80V F_V
CC
Intrapage read access: 30ns @ 1.80V F_V
CC
• Low power consumption
• Enhanced suspend options
ERASE-SUSPEND-to-READ within same bank
PROGRAM-SUSPEND-to-READ within same bank
ERASE-SUSPEND-to-PROGRAM within same bank
• Read/Write SRAM during program/erase of Flash
• Dual 64-bit chip protection registers for security
purposes
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
MT28C3224P20
MT28C3224P18
Low Voltage, Extended Temperature
0.18µm Process Technology
BALL ASSIGNMENT
66-Ball FBGA (Top View)
1
A
B
C
D
E
F
G
H
NC
NC
2
NC
3
A20
4
A11
5
A15
6
A14
7
A13
8
A12
9
F_V
SS
10
V
cc
Q
11
NC
12
NC
A16
A8
A10
A9
DQ15
S_WE#
DQ14
DQ7
F_WE#
NC
DQ13
DQ6
DQ4
DQ5
S_V
SS
F_RP#
DQ12
S_CE2
S_V
CC
F_V
CC
F_WP#
F_V
PP
A19
DQ11
DQ10
DQ2
DQ3
S_LB#
S_UB#
S_OE#
DQ9
DQ8
DQ0
DQ1
A18
A17
A7
A6
A3
A2
A1
S_CE1#
NC
F_V
CC
A5
A4
A0
F_CE#
F_V
SS
F_OE#
NC
NC
NC
Top View
(Ball Down)
• PROGRAM/ERASE cycles
100,000 WRITE/ERASE cycles per block
• Cross-compatible command set support
Extended command set
Common flash interface (CFI) compliant
OPTIONS
• Timing
80ns
85ns
• Boot Block Configuration
Top
Bottom
• Operating Voltage Range
V
CC
= 1.70V–1.90V
V
CC
= 1.80V–2.20V
• Operating Temperature Range
Commercial (0
o
C to +70
o
C)
Extended (-40
o
C to +85
o
C)
• Package
66-ball FBGA (8 x 8 grid)
Part Number Example:
MARKING
-80
-85
T
B
18
20
None
ET
FL
MT28C3224P20FL-80 BET
1
©2002, Micron Technology, Inc.
‡
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE
SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON’S
PRODUCTION DATA SHEET SPECIFICATIONS.
ADVANCE
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
GENERAL DESCRIPTION
The MT28C3224P20 and MT28C3224P18 combi-
nation Flash and SRAM memory devices provide a com-
pact, low-power solution for systems where PCB real
estate is at a premium. The dual-bank Flash devices
are high-performance, high-density, nonvolatile
memory with a revolutionary architecture that can sig-
nificantly improve system performance.
This new architecture features:
• A two-memory-bank configuration supporting
dual-bank operation;
• A high-performance bus interface providing a fast
page data transfer; and
• A conventional asynchronous bus interface.
The devices also provide soft protection for blocks
by configuring soft protection registers with dedicated
command sequences. For security purposes, dual 64-
bit chip protection registers are provided.
The embedded WORD WRITE and BLOCK ERASE
functions are fully automated by an on-chip write state
machine (WSM). The WSM simplifies these operations
and relieves the system processor of secondary tasks.
An on-chip status register, one for each bank, can be
used to monitor the WSM status to determine the
progress of a PROGRAM/ERASE command.
The erase/program suspend functionality allows
compatibility with existing EEPROM emulation soft-
ware packages.
The devices take advantage of a dedicated power
source for the Flash memory (F_V
CC
) and a dedicated
power source for the SRAM memory (S_V
CC
), both at
1.70V–2.20V for optimized power consumption and im-
proved noise immunity. A dedicated I/O power supply
(V
CC
Q) is provided with an extended range (1.70V–
2.20V), to allow a direct interface to most common logic
controllers and to ensure improved noise immunity.
The separate S_V
CC
pin for the SRAM provides data
retention capability when required. The data reten-
tion S_V
CC
is specified as low as 1.0V. The
MT28C3224P20 and MT28C3224P18 devices support
two V
PP
voltage ranges, an in-circuit voltage of 0.9V–
2.2V and a production compatibility voltage of 12V ±5%.
The 12V ±5% V
PP
2
is supported for a maximum of 100
cycles and 10 cumulative hours.
The MT28C3224P20 and MT28C3224P18 devices
contain an asynchronous 4Mb SRAM organized as 256K-
words by 16 bits. These devices are fabricated using an
advanced CMOS process and high-speed/ultra-low-
power circuit technology.
The devices are packaged in a 66-ball FBGA pack-
age with 0.80mm pitch.
ARCHITECTURE AND MEMORY
ORGANIZATION
The Flash memory contains two separate memory
banks (bank
a
and bank
b)
for simultaneous READ and
WRITE operations. Bank
a
is 8Mb deep and contains 8
x 4K-word parameter blocks and fifteen 32K-word
blocks. Bank
b
is 24Mb deep, is equally sectored, and
contains forty-eight 32K-word blocks.
Figures 2 and 3 show the top and bottom memory
organizations.
DEVICE MARKING
Due to the size of the package, Micron’s standard
part number is not printed on the top of each device.
Instead, an abbreviated device mark comprised of a
five-digit alphanumeric code is used. The abbreviated
device marks are cross referenced to Micron part num-
bers in Table 1.
Table 1
Cross Reference for Abbreviated Device Marks
PART NUMBER
MT28C3224P20FL-80 BET
MT28C3224P20FL-80 TET
MT28C3224P18FL-85 BET
MT28C3224P18FL-85 TET
PRODUCT
MARKING
FW448
FW446
FW449
FW450
SAMPLE
MARKING
FX448
FX446
FX449
FX450
MECHANICAL
SAMPLE MARKING
FY448
FY446
FY449
FY450
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
2
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.
ADVANCE
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
PART NUMBERING INFORMATION
Micron’s low-power devices are available with sev-
eral different combinations of features (see Figure 1).
Valid combinations of features and their correspond-
ing part numbers are listed in Table 2.
Figure 1
Part Number Chart
MT 28C 322 4 P 20 FL-80 T ET
Micron Technology
Flash Family
28C = Dual-Supply Flash/SRAM Combo
Operating Temperature Range
None = Commercial (0ºC to +70ºC)
ET = Extended (-40ºC to +85ºC)
Boot Block Starting Address
B = Bottom boot
T = Top boot
Density/Organization/Banks
322 = 32Mb (2,048K x 16)
bank
a
= 1/4; bank
b
= 3/4
Access Time
-80 = 80ns
-85 = 85ns
SRAM Density
4 = 4Mb SRAM (256K x 16)
Read Mode Operation
P = Asynchronous/Page Read
Package Code
FL = 66-ball FBGA (8 x 8 grid)
Operating Voltage Range
20 = 1.80V–2.20V
18 = 1.70V–1.90V
Table 2
Valid Part Number Combinations
ACCESS
TIME (ns)
80
80
85
85
BOOT BLOCK
STARTING
ADDRESS
Bottom
Top
Bottom
Top
OPERATING
TEMPERATURE
RANGE
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
PART NUMBER
MT28C3224P20FL-80 BET
MT28C3224P20FL-80 TET
MT28C3224P18FL-85 BET
MT28C3224P18FL-85 TET
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.
ADVANCE
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
BLOCK DIAGRAM
F_WE#
F_OE#
F_CE#
F_RP#
A18
–
A20
F_V
CC
FLASH
F_V
PP
Bank
a
F_WP#
F_V
SS
2,048K x 16
Bank
b
V
CC
Q
DQ0
–
DQ15
SRAM
256K x 16
S_V
CC
A0
–
A17
S_CE1#
S_CE2
S_OE#
S_WE#
S_V
SS
S_UB#
S_LB#
FLASH FUNCTIONAL BLOCK DIAGRAM
PR Lock
PR Lock
Query
Query/OTP
OTP
DQ0-DQ15
X DEC
Data Input
Buffer
Data
Register
F_RST#
F_CE#
F_WE#
F_OE#
Y/Z DEC
Bank 1 Blocks
Y/Z Gating/Sensing
Manufacturer’s ID
Device ID
Block Lock
RCR
ID Reg.
CSM
Status
Reg.
WSM
Program/
Erase
Pump Voltage
Generators
Output
Multiplexer
DQ0–DQ15
I/O Logic
Output
Buffer
A0–A20
Address
Input
Buffer
Address
CNT/WSM
Address
Multiplexer
Y/Z DEC
X DEC
Y/Z Gating/Sensing
Bank 2 Blocks
Address Latch
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
4
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.
ADVANCE
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
BALL DESCRIPTIONS
66-BALL FBGA
NUMBERS
H6,
H5,
B4,
A8,
B3,
G9, G8, G7,
H4, G6, G5,
B6, B5, A4,
A7, A6, A5,
G4, G3, E5,
A3
H7
H9
C3
D4
SYMBOL
A0–A20
TYPE
Input
DESCRIPTION
Address Inputs: Inputs for the addresses during READ and WRITE
operations. Addresses are internally latched during READ and WRITE
cycles. Flash: A0–A20; SRAM: A0–A17.
F_CE#
F_OE#
F_WE#
F_RP#
Input
Input
Input
Input
Flash Chip Enable: Activates the device when LOW. When CE# is HIGH,
the device is disabled and goes into standby power mode.
Flash Output Enable: Enables Flash output buffers when LOW. When
F_OE# is HIGH, the output buffers are disabled.
Flash Write Enable: Determines if a given cycle is a Flash WRITE cycle.
F_WE# is active LOW.
Reset. When F_RP# is a logic LOW, the device is in reset, which drives
the outputs to High-Z and resets the WSM. When F_RP# is a logic HIGH,
the device is in standard operation. When F_RP# transitions from logic
LOW to logic HIGH, the device resets all blocks to locked and defaults to
the read array mode.
Flash Write Protect. Controls the lock down function of the flexible
locking feature.
SRAM Chip Enable1: Activates the SRAM when it is LOW. HIGH level
deselects the SRAM and reduces the power consumption to standby
levels.
SRAM Chip Enable2: Activates the SRAM when it is HIGH. LOW level
deselects the SRAM and reduces the power consumption to standby
levels.
SRAM Output Enable: Enables SRAM output buffers when LOW. When
S_OE# is HIGH, the output buffers are disabled.
SRAM Write Enable: Determines if a given cycle is an SRAM WRITE cycle.
S_WE# is active LOW.
SRAM Lower Byte: When LOW, it selects the SRAM address lower byte
(DQ0–DQ7).
SRAM Upper Byte: When LOW, it selects the SRAM address upper byte
(DQ8–DQ15).
Data Inputs/Outputs: Input array data on the second CE# and WE#
cycle during PROGRAM command. Input commands to the command
user interface when CE# and WE# are active. Output data when CE#
and OE# are active.
E3
G10
F_WP#
S_CE1#
Input
Input
D8
S_CE2
Input
F5
B8
F3
F4
S_OE#
S_WE#
S_LB#
S_UB#
Input
Input
Input
Input
F9, F10, E9, DQ0–DQ15
Input/
E10, C9, C10,
Output
C8, B10, F8,
F7, E8, E6, D7,
C7, B9, B7
(continued on next page)
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.
NXP MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
