电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

41771-0014

产品描述3.96mm (.156") pitch KK solid header, vertical, without peg, 14 circuits, tin (Sn) Plating
文件大小148KB,共6页
制造商Molex
官网地址https://www.molex.com/molex/home
下载文档 全文预览

41771-0014概述

3.96mm (.156") pitch KK solid header, vertical, without peg, 14 circuits, tin (Sn) Plating

文档预览

下载PDF文档
6
5
4
DIM. A REF.
3
1.91
.075
TYP
2
CKT
1
DIM. A
7.77
.306
11.73
.462
15.70
.618
19.66
.774
23.62
.930
27.58
1.086
31.55
1.242
35.51
1.398
39.47
1.554
43.43
1.710
47.40
1.866
51.36
2.022
55.32
2.178
59.28
2.334
DIM. B
.05/(1.3)
CENTERLINE OF PIN IN AREA
D
SHOWN NOT TO VARY FROM
CENTERLINE OF PIN AT -D-
BY MORE THAN 0.20/.008 IN
ANY DIRECTION.
DIM. B
3.96
REF.
.156
TYP BETWEEN ANY
2 CONSECUTIVE
CIRCUITS
AT DATUM -D-
2
3
4
3.96
±
0.05
.156
±
.002
7.92
±
0.08
.312
±
.003
11.89
±
0.08
.468
±
.003
15.85
±
0.10
.624
±
.004
19.81
±
0.10
.780
±
.004
23.77
±
0.10
.936
±
.004
27.74
±
0.13
1.092
±
.005
31.70
±
0.13
1.248
±
.005
35.66
±
0.13
1.404
±
.005
39.62
±
0.15
1.560
±
.006
43.59
±
0.15
1.716
±
.006
47.55
±
0.15
1.872
±
.006
51.51
±
0.18
2.028
±
.007
55.47
±
0.18
2.184
±
.007
59.44
±
0.18
2.340
±
.007
D
CIRCUIT 1
5
6
GOLD
M
±
0.38
±
.015
L
TIN
.130
3.30
7
-D-
P
REF
.05/(1.3)
CENTERLINE OF PIN IN AREA
SHOWN NOT TO VARY FROM
CENTERLINE OF PIN AT -D-
BY MORE THAN 0.13/.005 IN
ANY DIRECTION.
8
9
10
11
12
13
14
15
16
C
.250
6.35
OPTIONAL VOIDED CIRCUIT
SEE CHART FOR LOCATIONS
NOTES:
1. MATERIAL: HEADER-GLASS FILLED POLYESTER, 94V-0, MOLDED NATURAL (WHITE).
2. FINISH: (197) OVERALL REFLOWED MATTE TIN: 0.00152/.000060 MIN.
OVER 0.00127/.000050 MIN. NICKEL OVERALL
(222) OVERALL MATTE TIN: 0.00254/.000100 MIN TIN
OVER 0.00127/.000050 MIN NICKEL.
(208) SELECT GOLD: 0.00038/.000015 MIN,
SELECT TIN: 0.00254/.000100 MIN,
OVERALL NICKEL UNDERPLATE: 0.00127/.000050 MIN.
(228) SELECT GOLD: 0.00076/.000030 MIN,
SELECT TIN: 0.00254/.000100 MIN,
OVERALL NICKEL UNDERPLATE: 0.00127/.000050 MIN.
(241) SELECT GOLD: 0.00051/.000020 MIN.
SELECT TIN: 0.00254/.000100 MIN.
OVERALL NICKEL UNDERPLATE: 0.00127/.000050 MIN.
3. PRODUCT SPECIFICATION: SEE PS-08-50 & PS-40-02.
4. PACKAGING INFORMATION: SEE CHARTS
5. SOLDERABILITY: PER SMES-152.
6. PIN PUSH-OUT FORCE: 3 LB MIN PRIOR TO SOLDERING
7. PARTS ARE STACKABLE END TO END ON 3.96/.156 CENTERS.
8. FOR PARTS WITH PEGS, SEE DWG.NO. SDA-42491.
9. PART CONFORMS TO CLASS B REQUIREMENTS OF COSMETIC
SPECIFICATION PS-45499-002.
2017/03/29
2017/04/03
2017/04/05
QUALITY
SYMBOLS
DIMENSION UNITS
C
3.96
±
0.05
.156
±
.002
TYP
NON-ACCUM.
1.70
±
0.05
.067
±
.002
DIA TYP
63.25
2.490
B
3.17
MIN
.125
B
COMPONENT SIDE
RECOMMENDED PC BOARD HOLE LAYOUT
THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO MOLEX ELECTRONIC TECHNOLOGIES, LLC AND SHOULD NOT BE USED WITHOUT WRITTEN PERMISSION
=
=
=
0
CORRECT PINS
GENERAL TOLERANCES
(UNLESS SPECIFIED)
SCALE
MM/IN
DRWN BY
DATE
2:1
2003/11/03
DATE
0
0
0
0
0
0
0
MM
INCH
±
±
0.01
±
0.015
±
±
4 PLACES
±
3 PLACES
±
115161
CSLAFTER
MKIPPER
FSMITH
JSCHAFER
CHK'D BY
A
K1
2-*
1
K1
SHEET
REV
=
=
=
=
C
2 PLACES
±
0.25
1 PLACES
±
0.38
0 PLACES
±
SAMIEC
APPR BY
DATE
2004/03/24
2004/03/24
KK .156 HEADER ASSY
FLAT VERT W/O PEGS
PRODUCT CUSTOMER DRAWING
SERIES
MATERIAL NUMBER
CUSTOMER
A
MARGULIS
DRAWING SIZE
EC NO:
DRWN:
CHK'D:
APPR:
ANGULAR TOL
±
0.5
DRAFT WHERE APPLICABLE
MUST REMAIN
WITHIN DIMENSIONS
THIRD ANGLE PROJECTION
REV
RELEASE STATUS
FORMAT: Eng-lega-master-tb-prod-A
REVISION: C
DATE: 2016/02/04
6
RELEASE DATE
=
5
4
K1
A
41771
DOCUMENT NUMBER
SEE CHART
GENERAL MARKET
DOC TYPE DOC PART
SHEET NUMBER
3
2
SD-41771-001
PSD
000
1
1 OF *
28335 eQEP配置测速问题
各位好,小弟我关于eQEP的配置有些问题想来请教一下: 在正交模式下,根据操作手册: 低速测量流程:1)单位位置事件发生(UPPS配置) ; 2)标志位UPE ......
ZhuFeng 微控制器 MCU
LM2596 ---- 淘宝上的就这么差吗?
LM2596,用得非常普遍,在买其它东西时顺便带了几片, 昨天测试了一下,开始时,不知不觉地就烧了两片,还把外围元件也烧了,后来才仔细地将输入电压从0V开始,逐步提高。 测量其开关输 ......
dontium 模拟电子
关于SIPINFO结构
#define SIPF_OFF 0x00000000 #define SIPF_ON 0x00000001 #define SIPF_DOCKED 0x00000002 #define SIPF_LOCKED 0x00000004 平常的开关输入法可以得到:SIPF_DOCKED对应的数值,但怎样才 ......
zhangjmxx 嵌入式系统
AT91SAM7S64 嵌入式系统
DIY 基于AT91SAM7S64 嵌入式系统开发原理图...
kf_nyh 嵌入式系统
求救linux系统下 fpga 的中断驱动程序 多谢
#include #include #include #include #include #include #include #include #include #include #include static int f2h_int_open(struct inode *inode, struct file ......
vlah Linux开发
Altera IP核例程
在用quartus II 调用IP核时,怎样查看IP核的例程呢...
火箭_1991 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1266  579  2144  2156  1815  20  16  21  55  49 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved