INTEGRATED CIRCUITS
DATA SHEET
SAA7811HL
Single-chip DVD-ROM
Preliminary specification
File under Integrated Circuits, IC22
1999 Oct 05
Philips Semiconductors
Preliminary specification
Single-chip DVD-ROM
FEATURES
Host interface
•
Enhanced Integrated Drive Electronics (IDE) Advanced
Technology Attachment Program Interface (ATAPI) host
interface
•
Built-in 12-byte ATAPI Packet command First-In,
First-Out (FIFO)
•
Supports Advanced Technology Attachment (ATA) and
ATA-2 PIO and multi-word Direct Memory Access
(DMA) data transfer modes
•
Supports ATA/ATAPI-4 Ultra DMA transfer modes with
data rate up to 33 MBytes/s
•
Configurable as generic DMA interface, for use with
external host interface devices
•
Automatic sequencing of ATAPI packet command
protocol; including command termination
•
Automatic determination of block length for mode2,
form 1 and form 2 sectors (block length transferred is
programmable).
Block decoder
•
Supports CD-ROM, CD-R and CD-R/W; CD-DA and
DVD-ROM formats
•
Supports real time error detection and correction in
hardware for CD-ROM mode
•
CD-ROM error corrector switchable between single or
dual pass (both with Error Detection/Correction [EDC])
•
Internal registers are memory-mapped
•
Embedded DVD-video authentication module.
Buffer memory controller
•
Supports up to 2 MBytes of DRAM buffer
•
Block based sector addressing.
Channel decoder
•
Selectable differential and single-ended HF inputs;
compatible with TZA1033 (DVDalas2plus) and
TZA1020A (Aeger2); single-ended input has
bypassable AGC
•
Internal 6-bit ADC
•
Digital PLL and slicer for HF clock regeneration
•
Supports Eight-to-Fourteen Modulation
(EFM) and EFM+ demodulation
•
Full CD error correction strategy; t = 2 and e = 4
SAA7811HL
•
On-chip CD error corrector memory with
±8
frame jitter
margin
•
Built-in hardware for double pass DVD error corrector;
(can correct 5 errors in C1 frame and 16 errors in
C2 frame)
•
Error corrector monitor signal available
•
I
2
C-bus output available via programmable vampire
pins.
Spindle motor control
•
Advanced motor control loop allows Constant Angular
Velocity (CAV), Constant Linear Velocity (CLV) and
pseudo-CLV playback
•
Support for 3-pin and 1-pin tacho control
•
Motor control via incoming bit stream or tacho.
Speed operation
•
Supports up to 56
×
CD-ROM playback
•
Supports up to 10
×
DVD-ROM playback.
Multimedia functions and built-in DAC
•
Supports audio playback via DRAM buffer; allows audio
discs to be played at higher speeds
•
IEC958 (SPDIF, AES/EBU and DOBM) output with
Q to W subcode bits and programmable category code,
output at n = 1 rate
•
Built-in digital audio DAC including:
−4 ×
oversampling
filter
•
Built-in digital volume control, attenuator and
single-sample interpolator
•
Separate left and right channel routing and mute control.
Microcontroller interface
•
Embedded microcontroller can operate as 33 MHz or
67 MHz equivalent 80C51
•
Embedded co-processor for fast multiply, divide, shift,
and normalize instructions; supported by C-compilers
•
Co-processor for MSF calculations
•
Memory mapped interfaces to sub functions
•
External microcontroller support
1999 Oct 05
2
Philips Semiconductors
Preliminary specification
Single-chip DVD-ROM
•
Embedded SRAM (1.5 kbytes Xdata, 512 bytes Idata,
224 bytes data and registers)
•
4 banks: on Idata and registers; for better multi-tasking
support
•
External flash EPROM programming support
– Serial boot possible with empty flash EPROM
– Internal program upload support.
•
Code space support up to 1 Mbyte through built-in bank
switching
•
Debug interface for embedded microcontroller.
Servo processor
•
Switched current analog-to-digital converters for diode
and error signal inputs
•
Selectable servo error or servo diode inputs
•
Focus and radial servo loops
•
Automatic closed loop gain control available for focus
and radial loops
•
Built-in access procedure with fast track count input
•
High-speed track crossing velocity measurement
(>350 kHz) for CD and DVD
•
Special DVD track crossing support
•
Fast radial brake circuitry
•
EFM actuator damping circuitry
QUICK REFERENCE DATA
SYMBOL
V
DDD(CO)
V
DDD1(3P)
V
DDD2(5P)
V
DDA
I
DD
f
XTAL
T
amb
T
stg
Note
PARAMETER
supply voltage digital part core; note 1
supply voltage digital part pad cells 3 V
supply voltage digital part pad cells 5 V
supply voltage analog part; note 1
supply current
crystal frequency
operating ambient temperature
storage temperature
MIN.
3.0
3.0
4.5
3.0
−
8
0
−55
TYP.
3.3
3.3
5.0
3.3
tbf
8.4672
−
−
Clock multiplier
SAA7811HL
•
Sledge motor servo loop with enhanced Position Control
Sledge (PCS) support
•
Sledge stepper motor support
•
Adaptive Repetitive Control (ARC)
•
Debug interface for servo.
•
On-chip clock multipliers allows the use of 8.4672 MHz
crystal.
Disclaimer
Supply of this Compact Disc IC does not convey an implied
license under any patent right to use this IC in any
Compact Disc application.
GENERAL DESCRIPTION
The SAA7811 is a single-chip device for high speed
DVD-ROM applications. The device contains the following
blocks previously contained in separate ICs:
•
channel decoder
•
block decoder
•
servo processor
•
microcontroller.
MAX.
3.6
3.6
5.5
3.6
−
35
60
+125
V
V
V
V
UNIT
mA
MHz
°C
°C
1. The analog and digital core supply pins (V
DDA
and V
DDD(CO)
) must be connected to the same external supply.
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
NAME
SAA7811HL
1999 Oct 05
LQFP208
DESCRIPTION
plastic low profile quad flat package; 208 leads; body 28
×
28
×
1.4 mm
3
VERSION
SOT459-1
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white
to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Oct 05
CHANNEL DECODER
CD/DVD
ERROR
CORRECTOR
MEMORY
PROCESSOR
BLOCK DIAGRAM
Philips Semiconductors
Single-chip DVD-ROM
BLOCK DECODER
INTERFACE
DRAM
INTERFACE
MEMORY
PROCESSOR
HOST
INTERFACE
MULTIMEDIA
INTERFACE
DAC
ADC
BIT DETECTOR
AND DEMODULATOR
DRIVE
INTERFACE
MOTOR/
TACHO INTERFACE
ERROR
CORRECTOR
SUBCODE
INTERFACE
SAA7811
CSS
MODULE
Fig.1 Block diagram.
handbook, full pagewidth
4
CONTROL
REGISTERS
CPU INTERFACE
SERVO
ADC
ADC
PCS
ACCELERATOR
SERVO
ACCELERATOR
RAM
SERVO
PROCESSOR
ADDRESS
DECODER
1.5 KBYTES
AUXILIARY RAM
SFRs
CPU
1.5 KBYTES ROM
736-BYTE RAM
PORT REGS
MICROCONTROLLER
Preliminary specification
SAA7811HL
FCE404
Philips Semiconductors
Preliminary specification
Single-chip DVD-ROM
PINNING
See note 1
SYMBOL
V
DDD1(3P)
V
SSD1(3P)
T1
T2
T3
DAC/RP
DAC/RN
DAC_VPOS
DAC_VNEG
DAC_LP
DAC_LN
TEST1
TEST2
CRIN
CROUT
V
DDA
V
SSA
HFIN_DN
HFIN_DP
HFIN_SE
VCOM
I
ref
WREFLO
TEST3
V
SSA
V
DDA
SIN_PHI
COS_PHI
TEST4
XDET
ACT_EMFP
ACT_EMFN
TEST5
TEST6
TEST7
UOPB
UOPT
ALPHA0
V
SSA
1999 Oct 05
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
pad digital supply (3.3 V)
pad digital ground (3.3 V)
tacho 1 input, tcb_tck_pregate
tacho 2 input
tacho 3 input
DESCRIPTION
SAA7811HL
DAC differential output right (positive)/debug signal from MACE (opc_int)
DAC differential output right (negative)/debug signal from MACE (servo_int)
DAC V
ref
(positive)
DAC V
ref
(negative)
DAC differential output left (positive)/debug signal from MACE (dakota_int0)
DAC differential output left (negative)/debug signal from MACE (dakota_int1)
test input, tcb_tms and tcb_tdi connected to an internal pull-down resistor
test input, tcb_trstn connected to an internal pull-down resistor
clock input
clock output
analog supply (3.3 V)
analog supply ground
differential HF in (negative)
differential HF in (positive)
single-ended HF in (AGC)
common mode reference signal (DVDalas2plus)
analog current reference
V
ref
low; connect to V
SSA
via capacitor
test input; connect to V
SSA
analog supply ground
analog supply (3.3 V)
sine input from hall detectors
cosine input from hall detectors
test input; connect to V
SSA
auxiliary ADC input
EMF of the actuator; positive input
EMF of the actuator; negative input
test input; connect to V
SSA
test input; connect to V
SSA
test input; connect to V
SSA
decoupling point for ADC ladder
upper reference voltage for ADC ladder
gain control for TZA1030 (DROPPI)
analog supply ground
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
