INTEGRATED CIRCUITS
74LV107
Dual JK flip-flop with reset;
negative-edge trigger
Product specification
Supersedes data of 1997 Feb 03
IC24 Data Handbook
1998 Apr 20
Philips
Semiconductors
Philips Semiconductors
Product specification
Dual JK flip-flop with reset; negative-edge trigger
74LV107
FEATURES
•
Wide operating: 1.0 to 5.5 V
•
Optimized for low voltage applications: 1.0 to 3.6 V
•
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
•
Typical V
OLP
(output ground bounce) < 0.8 V at V
CC
= 3.3 V,
•
Typical V
OHV
(output V
OH
undershoot) > 2 V at V
CC
= 3.3 V,
•
Output capability: standard
•
I
CC
category: flip-flops
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25°C; t
r
= t
f
≤
2.5 ns
SYMBOL
PARAMETER
Propagation delay
nCP to nQ
nCP to nQ
nR to nQ, nQ
Maximum clock frequency
Input capacitance
Power dissipation capacitance per flip-flop
T
amb
= 25°C
T
amb
= 25°C
DESCRIPTION
The 74LV107 is a low-voltage Si-gate CMOS device that is pin and
function compatible with 74HC/HCT107.
The 74LV107 is a dual negative-edge triggered JK-type flip-flop
featuring individual J, K, clock (nCP) and reset (nR) inputs; also
complementary Q and Q outputs.
The J and K inputs must be stable one set-up time prior to the
HIGH-to-LOW clock transition for predictable operation.
The reset (nR) is an asynchronous active LOW input. When LOW, it
overrides the clock and data inputs, forcing the Q output LOW and
the Q output HIGH.
Schmitt-trigger action in the clock input makes the circuit highly
tolerant to slower clock rise and fall times.
CONDITIONS
TYPICAL
15
15
15
77
3.5
UNIT
t
PHL
/t
PLH
f
max
C
I
C
PD
C
L
= 15 pF;
V
CC
= 3.3 V
ns
MHz
pF
pF
V
I
= GND to V
CC1
30
NOTE:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW)
f
o
) where:
P
D
= C
PD
×
V
CC2
×
f
i
)
(C
L
×
V
CC2
f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
14-Pin Plastic DIL
14-Pin Plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
OUTSIDE NORTH AMERICA
74LV107 N
74LV107 D
74LV107 DB
74LV107 PW
NORTH AMERICA
74LV107 N
74LV107 D
74LV107 DB
74LV107PW DH
PKG. DWG. #
SOT27-1
SOT108-1
SOT337-1
SOT402-1
PIN CONFIGURATION
1J
1Q
1Q
1K
2Q
2Q
GND
1
2
3
4
5
6
7
14 V
CC
13 1R
12 1CP
11 2K
10 2R
9
8
2CP
2J
PIN DESCRIPTION
PIN
NUMBER
1, 8, 4, 11
2, 6
3, 5
7
12, 9
13, 10
14
SYMBOL
1J, 2J, 1K, 2K
1Q, 2Q
1Q, 2Q
GND
1CP, 2CP
1R, 2R
V
CC
FUNCTION
Synchronous inputs; flip-flops 1 and 2
Complement flip-flop outputs
True flip-flop outputs
Ground (0 V)
Clock input
(HIGH-to-LOW, edge-triggered)
Asynchronous reset inputs
(active LOW)
Positive supply voltage
SV00497
1998 Apr 20
2
853–1904 19255
Philips Semiconductors
Product specification
Dual JK flip-flop with reset; negative-edge trigger
74LV107
LOGIC SYMBOL
1
8
1J
2J
J
LOGIC SYMBOL (IEEE/IEC)
1
1J
12
C1
Q
1Q
2Q
3
5
4
1K
13
1R
CP
FF
1Q
Q
2Q
6
2
8
2J
9
K
R
1R
13
2R
10
11
2K
10
2R
6
C1
5
2
3
12 1CP
9
2CP
4
11
1K
2K
SV00498
SV00499
FUNCTIONAL DIAGRAM
1
1J
J
Q
12
1CP
CP
4
1K
K
R
13
8
1R
2J
J
Q
9
2CP
CP
11
2K
K
R
10
2R
FF2
2Q
Q
6
2Q
5
FF1
1Q
Q
2
1Q
3
SV00500
LOGIC DIAGRAM
K
C
C
C
C
Q
J
C
R
C
C
C
C
C
Q
CP
SV00501
1998 Apr 20
3
Philips Semiconductors
Product specification
Dual JK flip-flop with reset; negative-edge trigger
74LV107
FUNCTION TABLE
INPUTS
OPERATING MODES
Asynchronous reset
Toggle
Load “0” (reset)
Load “1” (set)
Hold “no change”
nR
L
H
H
H
H
nCP
X
↓
↓
↓
↓
nJ
X
h
l
h
l
nK
X
h
h
l
l
nQ
L
q
L
H
q
OUTPUTS
nQ
H
q
H
L
q
NOTES:
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition
q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition.
X = don’t care
↓
= HIGH-to-LOW CP transition
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL
V
CC
"I
IK
"I
OK
"I
O
"I
GND
,
"I
CC
T
stg
P
TOT
PARAMETER
DC supply voltage
DC input diode current
DC output diode current
DC output source or sink current
– standard outputs
DC V
CC
or GND current for types with
– standard outputs
Storage temperature range
Power dissipation per package
– plastic DIL
– plastic mini-pack (SO)
– plastic shrink mini-pack (SSOP and TSSOP)
for temperature range: –40 to +125°C
above +70°C derate linearly with 12 mW/K
above +70°C derate linearly with 8 mW/K
above +60°C derate linearly with 5.5 mW/K
V
I
< –0.5 or V
I
> V
CC
+ 0.5V
V
O
< –0.5 or V
O
> V
CC
+ 0.5V
–0.5V < V
O
< V
CC
+ 0.5V
CONDITIONS
RATING
–0.5 to +7.0
20
50
25
UNIT
V
mA
mA
mA
50
–65 to +150
750
500
400
mA
°C
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
V
I
V
O
T
amb
PARAMETER
DC supply voltage
Input voltage
Output voltage
Operating ambient temperature range in free air
See DC and AC
characteristics
V
CC
= 1.0V to 2.0V
V
CC
= 2.0V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 3.6V to 5.5V
CONDITIONS
See Note 1
MIN
1.0
0
0
–40
–40
–
–
–
–
–
–
–
–
TYP.
3.3
–
–
MAX
5.5
V
CC
V
CC
+85
+125
500
200
100
50
UNIT
V
V
V
°C
t
r
, t
f
Input rise and fall times except for
Schmitt-trigger inputs
ns/V
NOTE:
1. The LV is guaranteed to function down to V
CC
= 1.0V (input levels GND or V
CC
); DC characteristics are guaranteed from V
CC
= 1.2V to V
CC
= 5.5V.
1998 Apr 20
4
Philips Semiconductors
Product specification
Dual JK flip-flop with reset; negative-edge trigger
74LV107
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
V
CC
= 1.2 V
V
IH
HIGH level Input
voltage
V
CC
= 2.0 V
V
CC
= 2.7 to 3.6 V
V
CC
= 4.5 to 5.5 V
V
CC
= 1.2 V
V
IL
LOW level Input
voltage
V
CC
= 2.0 V
V
CC
= 2.7 to 3.6 V
V
CC
= 4.5 to 5.5
V
CC
= 1.2 V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
OH
HIGH level output
voltage all outputs
out uts
voltage;
V
CC
= 2.0 V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 2.7 V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
OH
HIGH level output
voltage;
g
STANDARD
outputs
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
–I
O
= 6mA
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
–I
O
= 12mA
V
CC
= 1.2 V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
OL
LOW level output
voltage
out uts
voltage; all outputs
V
CC
= 2.0 V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 2.7 V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
OL
LOW level output
voltage;
g
STANDARD
outputs
Input leakage
current
Quiescent supply
current; flip-flops
Additional
quiescent supply
current per input
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 6mA
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
I
O
= 12mA
V
CC
= 5.5 V; V
I
= V
CC
or GND
V
CC
= 5.5V; V
I
= V
CC
or GND; I
O
= 0
V
CC
= 2.7 V to 3.6 V; V
I
= V
CC
– 0.6 V
1.8
2.5
2.8
4.3
2.40
3.60
1.2
2.0
2.7
3.0
4.5
2.82
4.20
0
0
0
0
0
0.25
0.35
0.2
0.2
0.2
0.2
0.40
0.55
1.0
20.0
500
0.2
0.2
0.2
0.2
0.50
V
0.65
1.0
80
850
µA
µA
µA
V
1.8
2.5
2.8
4.3
2.20
V
3.50
V
0.9
1.4
2.0
0.7<V
CC
0.3
0.6
0.8
0.3<V
CC
-40°C to +85°C
TYP
1
MAX
-40°C to +125°C
MIN
0.9
1.4
2.0
0.7<V
CC
0.3
0.6
0.8
0.3<V
CC
V
V
MAX
UNIT
I
I
I
CC
∆I
CC
NOTE:
1. All typical values are measured at T
amb
= 25°C.
AC CHARACTERISTICS
GND = 0V; t
r
= t
f
≤
2.5ns; C
L
= 50pF; R
L
= 1KΩ
SYMBOL
PARAMETER
WAVEFORM
CONDITION
V
CC
(V)
1.2
2.0
t
PHL
/t
PLH
Propagation delay
nCP to nQ, nQ
Figures 1, 2
2.7
3.0 to 3.6
4.5 to 5.5
MIN
LIMITS
–40 to +85
°C
TYP
1
95
32
24
18
2
44
33
26
22
56
41
33
28
ns
MAX
–40 to +125
°C
MIN
MAX
UNIT
1998 Apr 20
5
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
