74LCX541 — Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
December 2013
74LCX541
Low Voltage Octal Buffer/Line Driver
with 5V Tolerant Inputs and Outputs
Features
■
5V tolerant input and outputs
■
2.3V–3.6V V
CC
specifications provided
■
6.5ns t
PD
max (V
CC
=
3.3V), 10µA I
CC
max
■
Power-down high impedance inputs and outputs
■
Supports live insertion/withdrawal
(1)
■
±24 mA output drive (V
CC
=
3.0V)
■
Implements p
roprietary
noise/ EMI reduction circuitry
■
Latch-up performance exceeds JEDEC 78 conditions
■
ESD performance
General Description
The LCX541 is an octal buffer/line driver designed to be
employed as memory and address drivers, clock drivers
and bus oriented transmitter/receivers. The LCX541 is a
non inverting option of the LCX540.
This device is similar in function to the LCX244 while
providing flow-through architecture (inputs on opposite
side from outputs). This pinout arrangement makes this
device especially useful as an output port for micropro-
cessors, allowing ease of layout and greater PC board
density.
The LCX541 is designed for low voltage applications
with capability of interfacing to a 5V signal environment.
The LCX541 is fabricated with an advanced CMOS
technology to achieve high speed operation while
maintaining CMOS low power dissipation.
– Human body model
>
2000V
– Machine model
>
200V
■
Leadless DQFN package
Note:
1. To ensure the high impedance state during power up
or down, OE should be tied to V
CC
through a pull-up
resistor: the minimum value of the resistor is
determined by the current-sourcing capability of the
driver.
Ordering Information
Order Number
74LCX541WM
74LCX541SJ
74LCX541BQX
(2)
74LCX541MSA
74LCX541MTC
Package
Number
M20B
M20D
MLP20B
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN),
JEDEC MO-241, 2.5 x 4.5mm
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Note:
2. DQFN package available in Tape and Reel only.
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©2006 Fairchild Semiconductor Corporation
74LCX541 Rev. 1.6.1
www.fairchildsemi.com
74LCX541 — Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
Parameter
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
Conditions
Value
–0.5 to +7.0
–0.5 to +7.0
Units
V
V
V
mA
mA
mA
mA
mA
°C
Output in 3-STATE
Output in HIGH or LOW State
(3)
V
I
<
GND
V
O
<
GND
V
O
>
V
CC
–0.5 to +7.0
–0.5 to V
CC
+ 0.5
–50
–50
+50
±50
±100
±100
–65 to +150
Recommended Operating Conditions
(4)
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
CC
V
I
V
O
I
OH
/ I
OL
Parameter
Supply Voltage
Input Voltage
Output Voltage
Output Current
Conditions
Operating
Data Retention
HIGH or LOW State
3-STATE
V
CC
= 3.0V–3.6V
V
CC
= 2.7V–3.0V
V
CC
= 2.3V–2.7V
Min.
2.0
1.5
0
0
0
Max.
3.6
3.6
5.5
V
CC
5.5
±24
±12
±8
Units
V
V
V
mA
T
A
∆
t /
∆
V
Free-Air Operating Temperature
Input Edge Rate
V
IN
= 0.8V–2.0V, V
CC
= 3.0V
–40
0
85
10
°C
ns /V
Notes:
3. I
O
Absolute Maximum Rating must be observed.
4. Unused inputs must be held HIGH or LOW. They may not float.
©2006 Fairchild Semiconductor Corporation
74LCX541 Rev. 1.6.1
www.fairchildsemi.com
3
74LCX541 — Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
DC Electrical Characteristics
T
A
=
–40°C to +85°C
Symbol
V
IH
V
IL
V
OH
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
V
CC
(V)
2.3–2.7
2.7–3.6
2.3–2.7
2.7–3.6
2.3–3.6
2.3
2.7
3.0
Conditions
Min.
1.7
2.0
Max.
Units
V
0.7
0.8
I
OH
=
–100µA
I
OH
= –8mA
I
OH
=
–12mA
I
OH
=
–18mA
I
OH
=
–24mA
I
OL
=
100µA
I
OL
= 8mA
I
OL
=
12mA
I
OL
=
16mA
I
OL
=
24mA
0
≤
V
I
≤
5.5V
V
I
or V
O
=
5.5V
V
I
=
V
CC
or GND
3.6V
≤
V
I
, V
O
≤
5.5V
(5)
V
IH
=
V
CC
=
0.6V
V
CC
– 0.2
1.8
2.2
2.4
2.2
0.2
0.6
0.4
0.4
0.55
±5.0
10
10
±10
500
V
V
V
OL
LOW Level Output Voltage
2.3–3.6
2.3
2.7
3.0
V
I
I
I
OFF
I
CC
∆I
CC
Input Leakage Current
Power-Off Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
2.3–3.6
0
2.3–3.6
2.3–3.6
µA
µA
µA
µA
AC Electrical Characteristics
T
A
=
–40°C to +85°C, R
L
=
500Ω
V
CC
=
3.3V ± 0.3V,
C
L
=
50pF
Symbol
t
PHL
, t
PLH
t
PZL
, t
PZH
t
PLZ
, t
PHZ
t
OSHL
, t
OSLH
V
CC
=
2.7V,
C
L
=
50pF
Min.
1.5
1.5
1.5
V
CC
=
2.5V ± 0.2V,
C
L
=
30pF
Min.
1.5
1.5
1.5
Parameter
Propagation Delay
Output Enable Time
Output Disable Time
Output to Output Skew
(6)
Min.
1.5
1.5
1.5
Max.
6.5
8.5
7.5
1.0
Max.
7.5
9.5
8.5
Max.
7.8
10.5
9.0
Units
ns
ns
ns
ns
Notes
5. Outputs disabled or 3-STATE only.
6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two
separate outputs of the same device. The specification applies to any outputs switching in the same direction,
either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
©2006 Fairchild Semiconductor Corporation
74LCX541 Rev. 1.6.1
www.fairchildsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
