74LVX573 Low Voltage Octal Latch with 3-STATE Outputs
June 1993
Revised March 1999
74LVX573
Low Voltage Octal Latch with 3-STATE Outputs
General Description
The LVX573 is a high-speed octal latch with buffered com-
mon Latch Enable (LE) and buffered common Output
Enable (OE) inputs. The LVX573 is functionally identical to
the LVX373 but with inputs and outputs on opposite sides
of the package. The inputs tolerate up to 7V allowing inter-
face of 5V systems to 3V systems.
Features
s
Input voltage translation from 5V to 3V
s
Ideal for low power/low noise 3.3V applications
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Order Number
74LVX573M
74LVX573SJ
74LVX573MTC
Package Number
M20B
M20D
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
D
0
–D
7
LE
OE
O
0
–O
7
Data Inputs
Latch Enable Input
3-STATE Output Enable Input
3-STATE Latch Outputs
Description
© 1999 Fairchild Semiconductor Corporation
DS011616.prf
www.fairchildsemi.com
74LVX573
Functional Description
The LVX573 contains eight D-type latches. When the
enable (LE) input is HIGH, data on the D
n
inputs enters the
latches. In this condition the latches are transparent, i.e., a
latch output will change state each time its D input
changes. When LE is LOW the latches store the informa-
tion that was present on the D inputs a setup time preced-
ing the HIGH-to-LOW transition of LE. The 3-STATE
buffers are controlled by the Output Enable (OE) input.
When OE is LOW, the buffers are enabled. When OE is
HIGH the buffers are in the high impedance mode but this
does not interfere with entering new data into the latches.
Truth Table
Inputs
OE
L
L
L
H
LE
H
H
L
X
D
H
L
X
X
Outputs
O
n
H
L
O
0
Z
H
=
HIGH Voltage
L
=
LOW Voltage
Z
=
High Impedance
X
=
Immaterial
O
0
=
Previous O
0
before HIGH-to-LOW transition of Latch Enable
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74LVX573
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
= −0.5V
V
O
=
V
CC
+
0.5V
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
(I
CC
or I
GND
)
Storage Temperature (T
STG
)
Power Dissipation
±75
mA
−65°C
to
+150°C
180 mW
±25
mA
−20
mA
+20
mA
−0.5V
to V
CC
+
0.5V
−20
mA
−0.5V
to 7V
−0.5V
to
+7.0V
Recommended Operating
Conditions
(Note 2)
Supply Voltage (V
CC
)
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
Input Rise and Fall Time (∆t/∆V)
2.0V to 3.6V
0V to 5.5V
0V to V
CC
−40°C
to
+85°C
0 ns/V to 100 ns/V
Note 1:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Note 2:
Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol
V
IH
Parameter
HIGH Level
Input Voltage
V
IL
LOW Level
Input Voltage
V
OH
HIGH Level
Output Voltage
V
OL
LOW Level
Output Voltage
I
OZ
I
IN
I
CC
3-STATE Output
Off-State Current
Input Leakage Current
Quiescent Supply Current
3.6
3.6
±0.1
4.0
±1.0
40.0
µA
µA
V
CC
2.0
3.0
3.6
2.0
3.0
3.6
2.0
3.0
3.0
2.0
3.0
3.0
3.6
1.9
2.9
2.58
0.0
0.0
0.1
0.1
0.36
±0.25
2.0
3.0
T
A
= +25°C
Min
1.5
2.0
2.4
0.5
0.8
0.8
1.9
2.9
2.48
0.1
0.1
0.44
±2.5
µA
V
IN
=
V
IH
or V
IL
V
OUT
=
V
CC
or GND
V
IN
=
5.5V or GND
V
IN
=
V
CC
or GND
V
V
Typ
Max
T
A
= −40°C
to
+85°C
Min
1.5
2.0
2.4
0.5
0.8
0.8
V
IN
=
V
IH
or V
IL
I
OH
= −50 µA
I
OH
= −50 µA
I
OH
= −4
mA
V
IN
=
V
IH
or V
IL
I
OL
=
50
µA
I
OL
=
50
µA
I
OL
=
4 mA
V
V
Max
Units
Conditions
Noise Characteristics
(Note 3)
Symbol
V
OLP
V
OLV
V
IHD
V
ILD
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
V
CC
(V)
3.3
3.3
3.3
3.3
T
A
=
25°C
Typ
0.5
−0.5
Limit
0.8
−0.8
2.0
0.8
V
V
V
V
Units
C
L
(pF)
50
50
50
50
Note 3:
(Input t
r
=
t
f
=
3ns)
3
www.fairchildsemi.com
74LVX573
AC Electrical Characteristics
Symbol
t
PLH
t
PHL
Parameter
Propagation
Delay Time
D
n
to O
n
t
PLH
t
PHL
Propagation
Delay Time
LE to O
n
t
PZL
t
PZH
3-STATE Output
Enable Time
3.3
±
0.3
t
PLZ
t
PHZ
t
W
t
S
t
H
t
OSHL
t
OSLH
3-STATE Output
Disable Time
LE Pulse
Width
Setup Time
D
n
to LE
Hold Time
D
n
to LE
Output to Output
Skew (Note 4)
2.7
3.3
±
0.3
2.7
3.3
±
0.3
2.7
3.3
±
0.3
2.7
3.3
±
0.3
2.7
2.3
6.5
5.0
5.0
3.5
1.5
1.5
1.5
1.5
3.3
±
0.3
2.7
3.3
±
0.3
2.7
V
CC
(V)
2.7
T
A
= +25°C
Min
Typ
7.6
10.1
5.9
8.4
8.2
10.7
6.4
8.9
7.8
10.3
6.1
8.6
12.1
10.1
Max
14.5
18.0
9.3
12.8
15.6
19.1
10.1
13.6
15.0
18.5
9.7
13.2
19.1
13.6
T
A
= −40°C
to
+85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
7.5
5.0
5.0
3.5
1.5
1.5
1.5
1.5
Max
17.5
21.0
11.0
14.5
18.5
22.0
12.0
15.5
18.5
22.0
12.0
15.5
22.0
15.5
ns
ns
ns
ns
ns
C
L
=
50 pF
ns
ns
ns
Units
Conditions
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF, R
L
=
1 kΩ
C
L
=
50 pF, R
L
=
1 kΩ
C
L
=
15 pF, R
L
=
1 kΩ
C
L
=
50 pF, R
L
=
1 kΩ
C
L
=
50 pF, R
L
=
1 kΩ
C
L
=
50 pF, R
L
=
1 kΩ
Note 4:
Parameter guaranteed by design. t
OSLH
=
|t
PLHm
−
t
PLHn
|, t
OSHL
=
|t
PHLm
−
t
PHLn
|.
Capacitance
Symbol
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation
Capacitance (Note 5)
Note 5:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Parameter
T
A
= +25°C
Min
Typ
4
6
27
Max
10
T
A
= −40°C
to
+85°C
Min
Max
10
Units
pF
pF
pF
www.fairchildsemi.com
4
74LVX573
Physical Dimensions
inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
Package Number M20B
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D
5
www.fairchildsemi.com
NXP MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
