电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962R9661902VEC

产品描述4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16
产品类别逻辑    逻辑   
文件大小126KB,共22页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962R9661902VEC概述

4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16

5962R9661902VEC规格参数

参数名称属性值
零件包装代码DIP
包装说明DIP, DIP16,.3
针数16
Reach Compliance Codeunknow
系列4000/14000/40000
JESD-30 代码R-CDIP-T16
JESD-609代码e4
逻辑集成电路类型ADDER/SUBTRACTOR
位数4
功能数量1
端子数量16
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP16,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5/15 V
传播延迟(tpd)1080 ns
认证状态Not Qualified
筛选级别MIL-PRF-38535 Class V
最大供电电压 (Vsup)18 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层GOLD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量100k Rad(Si) V
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
DESCRIPTION
Changes in accordance with NOR 5962-R215-97.
DATE (YR-MO-DA)
97-03-28
APPROVED
Monica L. Poelking
B
Changes in accordance with NOR 5962-R394-97.
97-07-29
Raymond Monnin
C
Incorporate revisions A and B. Update boilerplate to MIL-PRF-38535
requirements. Editorial changes throughout. – LTG
03-10-16
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
15
C
16
C
17
C
18
REV
SHEET
PREPARED BY
Dan Wonnell
C
19
C
20
C
21
C
1
C
2
C
3
C
4
C
5
C
6
C
7
C
8
C
9
C
10
C
11
C
12
C
13
C
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Monica L. Poelking
APPROVED BY
Monica L. Poelking
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
http://www.dscc.dla.mil
DRAWING APPROVAL DATE
95-12-18
MICROCIRCUIT, DIGITAL, RADIATION
HARDENED CMOS, 4-BIT FULL ADDER WITH
PARALLEL CARRY OUT, MONOLITHIC SILICON
AMSC N/A
REVISION LEVEL
SIZE
CAGE CODE
C
A
SHEET
67268
1 OF
21
5962-96619
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E017-04

5962R9661902VEC相似产品对比

5962R9661902VEC 5962R9661901V9A 5962R9661901VXC 5962R9661902VXC DBP-M959LF-03-1842-DD 5962R9661901VEC
描述 4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16 4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, UUC16 4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, DFP-16 4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16 Array/Network Resistor, Isolated, Tantalum Nitride/nickel Chrome, 0.2W, 18400ohm, 100V, 0.5% +/-Tol, -25,25ppm/Cel, 4726, 4000/14000/40000 SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16, CERAMIC, DIP-16
Reach Compliance Code unknow unknow unknown unknown compliant unknown
JESD-609代码 e4 e0 e4 e4 e3 e4
端子数量 16 16 16 16 8 16
最高工作温度 125 °C 125 °C 125 °C 125 °C 150 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装形状 RECTANGULAR UNSPECIFIED RECTANGULAR RECTANGULAR RECTANGULAR PACKAGE RECTANGULAR
封装形式 IN-LINE UNCASED CHIP FLATPACK FLATPACK DIP IN-LINE
技术 CMOS CMOS CMOS CMOS TANTALUM NITRIDE/NICKEL CHROME CMOS
端子面层 GOLD TIN LEAD GOLD GOLD Matte Tin (Sn) GOLD
零件包装代码 DIP DIE DFP DFP - DIP
包装说明 DIP, DIP16,.3 DIE, DFP, FL16,.3 DFP, FL16,.3 - CERAMIC, DIP-16
针数 16 16 16 16 - 16
系列 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 - 4000/14000/40000
JESD-30 代码 R-CDIP-T16 X-XUUC-N16 R-CDFP-F16 R-CDFP-F16 - R-CDIP-T16
逻辑集成电路类型 ADDER/SUBTRACTOR ADDER/SUBTRACTOR ADDER/SUBTRACTOR ADDER/SUBTRACTOR - ADDER/SUBTRACTOR
位数 4 4 4 4 - 4
功能数量 1 1 1 1 - 1
封装主体材料 CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED - CERAMIC, METAL-SEALED COFIRED
封装代码 DIP DIE DFP DFP - DIP
封装等效代码 DIP16,.3 - FL16,.3 FL16,.3 - DIP16,.3
电源 5/15 V - 5/15 V 5/15 V - 5/15 V
传播延迟(tpd) 1080 ns 1080 ns 1080 ns 1080 ns - 1080 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V - MIL-PRF-38535 Class V
最大供电电压 (Vsup) 18 V 18 V 18 V 18 V - 18 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V - 3 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V - 5 V
表面贴装 NO YES YES YES - NO
温度等级 MILITARY MILITARY MILITARY MILITARY - MILITARY
端子形式 THROUGH-HOLE NO LEAD FLAT FLAT - THROUGH-HOLE
端子节距 2.54 mm - 1.27 mm 1.27 mm - 2.54 mm
端子位置 DUAL UPPER DUAL DUAL - DUAL
总剂量 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V - 100k Rad(Si) V
Base Number Matches 1 1 1 1 - 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 277  1140  876  1341  2922  29  41  24  13  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved