电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

XC6204G162PR

产品描述High Speed LDO Regulators Output ON-OFF Control
文件大小2MB,共50页
制造商
下载文档 全文预览

XC6204G162PR概述

High Speed LDO Regulators Output ON-OFF Control

文档预览

下载PDF文档
XC6204/XC6205
Series
High Speed LDO Regulators
Output ON-OFF Control
ETR0304_004
■GENERAL
DESCRIPTION
The XC6204/6205 series are highly precise, low noise, positive voltage LDO regulators manufactured using CMOS
processes. The series achieves high ripple rejection and low dropout and consists of a standard voltage source, an error
correction, current limiter and a phase compensation circuit plus a driver transistor.
Output voltage is selectable in 0.05V steps within a range of 0.9V ~ 6.0V.
The series is also compatible with low ESR ceramic capacitors which give added output stability. This stability can be
maintained even during load fluctuations due to the excellent transient response of the series.
The current limiter's foldback circuit also operates as a short protect for the output current limiter and the output pin.
The CE function enables the output to be turned off, resulting in greatly reduced power consumption.
■APPLICATIONS
●Mobile
phones
●Cordless
phones
●Cameras,
video recorders
●Portable
games
●Portable
AV equipment
●Reference
voltage
●Battery
powered equipment
■FEATURES
Maximum Output Current
: 150mA (300mA=XC6204 E to H TYP.)
Dropout Voltage
: 200mV @ 100mA
60mV @ 30mA
Operating Voltage
: 2V ~ 10V
Output Voltage Range
: 1.8V ~ 6.0V (XC6204) (0.05V increments)
0.9V ~ 1.75V (XC6205) (0.05V increments)
Highly Accurate
:
±2%
Low Power Consumption
: 70μA (TYP.)
Standby Current
: Less than 0.1μA (TYP.)
High Ripple Rejection
: 70dB (10kHz) (XC6204)
60dB (10kHz) (XC6205)
Operational Temperature Range
: -40℃ ~ 85℃
Low ESR Capacitor Compatible
: Ceramic capacitor
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
1/49
VS2005中WinCE 5.0如何通过网络接口(socket编程)发送字符串
求贴吧大神帮帮忙!!本来找了一个模板但是一导到winCE5.0编程中就不行!毕设要用到 现在好绝望 ...
落暮丨 嵌入式系统
【我给xilinx资源中心做贡献】大量的verilog源代码
大量的verilog源代码Verilog HDL 程序举例 一,基本组合逻辑功能: 双向管脚(clocked bidirectional pin) Verilog HDL: Bidirectional Pin This example implements a clocked bidirect ......
wanghongyang FPGA/CPLD
自制USBISP下载线
135042...
qin552011373 DIY/开源硬件专区
显示速度变慢
为什么我在使用鼎阳示波器时,打开“平均采样”方式或设置较长余辉时间后,显示速度变慢?...
lily608487 测试/测量
散分:不用行场同步信号(VSYNC/HREF)的ITU656的数据能触发S3C6410的CAMERA的中断吗
不用行场同步信号(VSYNC/HREF)的ITU656的数据能触发S3C6410的CAMERA的中断吗?大概如何配置S3C6410的CAMERA的接口,CAMERA的输入端有什么要求?可以是标准的720*576的PAL模式吗?...
eekingking 嵌入式系统
我的Beaglebone学习历程
整理一下前面发的帖子,搞个总帖,方便大家交流。1.BeagleBone 硬件性能测试 _周计划https://bbs.eeworld.com.cn/thread-324885-1-1.html 2.BeagleBone 硬件性能测试(1) ---- 我是出来打酱油的 ......
chenzhufly DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2063  1672  1615  1233  2826  42  34  33  25  57 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved