电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCHP2010100PPM3.79M0.5%WTRR015

产品描述Fixed Resistor, Metal Glaze/thick Film, 1W, 3790000ohm, 200V, 0.5% +/-Tol, -100,100ppm/Cel, 2010,
产品类别无源元件    电阻器   
文件大小136KB,共9页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准
下载文档 详细参数 全文预览

HCHP2010100PPM3.79M0.5%WTRR015概述

Fixed Resistor, Metal Glaze/thick Film, 1W, 3790000ohm, 200V, 0.5% +/-Tol, -100,100ppm/Cel, 2010,

HCHP2010100PPM3.79M0.5%WTRR015规格参数

参数名称属性值
是否Rohs认证符合
Objectid228208065
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN代码EAR99
YTEOL7.8
构造Chip
JESD-609代码e4
端子数量2
最高工作温度155 °C
最低工作温度-55 °C
封装高度0.5 mm
封装长度5.08 mm
封装形式SMT
封装宽度2.54 mm
包装方法TR
额定功率耗散 (P)1 W
参考标准MIL-R-55342D
电阻3790000 Ω
电阻器类型FIXED RESISTOR
系列HCHP
尺寸代码2010
技术METAL GLAZE/THICK FILM
温度系数100 ppm/°C
端子面层Gold (Au) - with Nickel (Ni) barrier
容差0.5%
工作电压200 V

HCHP2010100PPM3.79M0.5%WTRR015文档预览

CHP, HCHP
www.vishay.com
Vishay Sfernice
High Stability Resistor Chips
(< 0.25 % at Pn at 70 °C during 1000 h) Thick Film Technology
FEATURES
• Robust terminations
• Large ohmic value range 0.1
to 100 M
• Tight tolerance to 0.5 %
• CHP: Standard passivated version for
industrial, professional and military applications
• HCHP: For high frequency applications
• ESCC approved see CHPHR
• High temperature (245 °C) see CHPHT
Vishay Sfernice thick film resistor chips are specially
designed to meet very stringent specifications in terms
of reliability, stability < 0.25 % at Pn at + 70 °C during
1000 h, homogeneity, reproducibility and quality.
They conform to specifications NFC 83-240 and
MIL-R-55342 D.
Evaluated to ESCC 4001/026 (see CHPHR datasheet).
Sputtered Thin Film terminations, with nickel barrier, are
very convenient for high operating conditions. They can
withstand thousands of very severe thermal shocks.
B (W/A), N (W/A), and F (one face) types are for solder reflow
assembly.
G (W/A) and W (one face) types are for wire bonding, gluing
and even high temperature solder reflow.
• SMD wraparound chip resistor
• Halogen-free according to IEC 61249-2-21 definition
• Withstand moisture resistance test of AEC-Q200
• Material categorization: For definitions of compliance
please see
www.vishay.com/doc?99912
Note
*
Lead (Pb)-containing terminations are not RoHS-compliant.
Exemptions may apply.
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
CHP0502
HCHP0502
CHP0505
HCHP0505
CHP0603
HCHP0603
CHP0805
HCHP0805
CHP1005
HCHP1005
CHP1206
HCHP1206
CHP1505
HCHP1505
CHP2010
HCHP2010
CHP1020
HCHP1020
CHP2208
HCHP2208
CHP2512
CHP2512
CHP1010
CHP1010
(1)
SIZE
0502
0505
0603
0805
1005
1206
1505
2010
1020
2208
2512
1010
RATED POWER
Pn
W
0.050
0.125
0.125
0.200
0.250
0.250
0.500
1.000
(2)
1.000
(2)
0.750
2.000
(2)
0.500
LIMITING ELEMENT
VOLTAGE
V
50
50
50
150
150
200
200
200
200
200
250
200
MAX. OVERLOAD
VOLTAGE
V
100
100
100
300
300
400
400
400
400
400
500
400
MAX.
RESISTANCE
(1)
M
25
10
25
25
50
50
75
100
10
100
100
25
UNIT WEIGHT
mg
1
3
2
4
5
8
8
26
25
21
42
12
Notes
Shall be read in conjunction with other tables
(2)
With special assembly care
Revision: 30-May-12
Document Number: 52023
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
CHP, HCHP
www.vishay.com
Vishay Sfernice
DIMENSIONS
in millimeters (inches)
A
D
D
C
D
A
D
C
E
E
B
CASE
SIZE
0502
0505
0603
0805
1005
1206
1505
2010
1020
2208
2512
1010
A
VALUE
1.27 (0.050)
1.27 (0.050)
1.52 (0.060)
1.91 (0.075)
2.54 (0.100)
3.05 (0.120)
3.81 (0.150)
5.08 (0.200)
2.54 (0.100)
5.58 (0.220)
6.35 (0.250)
2.54 (0.100)
TOL.
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
0.152 (0.006)
VALUE
0.60 (0.024)
1.27 (0.050)
0.85 (0.033)
1.27 (0.050)
1.27 (0.050)
1.70(0.067)
1.32 (0.052)
2.54 (0.100)
5.08 (0.200)
2.00 (0.079)
3.30 (0.130)
2.54 (0.100)
B
TOL.
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
VALUE
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
0.5 (0.020)
C
TOL.
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
VALUE
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
0.38 (0.015)
D/E
TOL.
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
0.127 (0.005)
SUGGESTED LAND PATTERN
(to IPC-7351A)
G
min.
X
max.
Z
max.
CASE SIZE
0502
0505
0603
0805
1005
1206
1505
2010
1020
2208
2512
1010
DIMENSION IN MM (INCHES)
ZMAX.
1.82 (0.072)
1.82 (0.072)
2.37 (0.093)
2.76 (0.109)
3.39 (0.134)
3.90 (0.154)
4.66 (0.184)
5.93 (0.234)
3.39 (0.134)
6.43 (0.253)
7.20 (0.284)
3.39 (0.134)
GMIN.
0.10 (0.004)
0.10 (0.004)
0.35 (0.014)
0.74 (0.029)
1.37 (0.054)
1.88 (0.074)
2.64 (0.104)
3.91 (0.154)
1.37 (0.054)
4.41 (0.174)
5.18 (0.204)
1.37 (0.054)
XMAX.
0.73 (0.029)
1.40 (0.055)
0.98 (0.038)
1.40 (0.055)
1.40 (0.055)
1.73 (0.068)
1.45 (0.057)
2.67 (0.105)
5.21 (0.205)
2.04 (0.080)
3.19 (0.125)
2.67 (0.105)
Revision: 30-May-12
Document Number: 52023
2
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
CHP, HCHP
www.vishay.com
POWER DERATING CURVE
Rated Power (%)
100
80
60
40
20
0
Vishay Sfernice
MECHANICAL SPECIFICATIONS
Substrate
Technology
Protection
Alumina
Thick film (ruthenium oxyde)
Epoxy coating
B (W/A):
SnPb over nickel barrier
for solder reflow
N (W/A):
SnAg over nickel barrier
for solder reflow
F (Flip Chip):
SnAg over nickel barrier
for solder reflow
W (one face) and G (W/A) type:
Gold over nickel barrier
for other applications
Terminations
0
20
40
60 70 80
100
120
140 155
Ambient Temperature in °C
Note
• Refer to Application Note “Guidelines for Vishay Sfernice
Resistive and Inductive Components” (document number:
52029) for recommended reflow profile. Profile #3 applies.
PACKAGING
ESD packaging available: Waffle pack and plastic tape and
reel (low conductivity). Paper tapes available on request
(ESD only).
NUMBER OF PIECES PER PACKAGE
WAFFLE
TAPE AND REEL
PACK
MIN.
MAX.
CLIMATIC SPECIFICATIONS
Operating temperature
range
- 55 °C; + 155 °C
SIZE
0502
0505
0603
0805
1005
1206
1505
2010
1010
2208
1020
2512
TAPE
WIDTH
Note
• For temperature up to 215 °C please consult Vishay Sfernice
100
4000
140
100
60
100
60
60
45
1000
4000
1000
2000
8 mm
8 mm
8 mm
8 mm
8 mm
8 mm
BEST TOL. AND TCR VS. OHMIC VALUE
OHMIC VALUE
RANGE in
10
<
R
< 5M
5
<
R
< 10M
1
<
R
<
R
max.
0.1
<
R
<
R
max.
TIGHTEST
TOLERANCE
(%)
0.5 % (D)
1 % (F)
2 % (G)
5 % (J)
(1)
BEST
TCR
(ppm/°C)
100 (K)
100 (K)
200 (L)
200 (L)
Note
(1)
Improved performance on request
PACKAGING RULES
Waffle Pack
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered exceeds maximum quantity of a
single waffle pack, the waffle packs are stacked up on the
top of each other and closed by one single cover.
To get “not stacked up” waffle pack in case of ordered
quantity > maximum number of pieces per package:
Please consult Vishay Sfernice for specific ordering
code
Tape and Reel
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered is between the MOQ and the
maximum reel capacity, only one reel is provided.
When several reels are needed for ordered quantity
within MOQ and maximum reel capacity: Please consult
Vishay Sfernice for specific ordering code
CHIPS FOR HIGH FREQUENCY APPLICATIONS
The HF performance of flip chip and W/A types can be
improved on request.
Please ask for HCHP
Revision: 30-May-12
Document Number: 52023
3
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
CHP, HCHP
www.vishay.com
TYPICAL HF PERFORMANCE OF HCHP
2.0
1.8
1.6
1.4
1.2
2.0
1
Ω
10
Ω
1.8
1.6
1.4
1.2
1
Ω
10
Ω
Vishay Sfernice
|Z|/R
|Z|/R
1.0
0.8
0.6
0.4
0.2
0
1
10
100
1000
1 MΩ
100 kΩ
10 kΩ
100
Ω
200
Ω
1.0
0.8
0.6
100
Ω
1 kΩ
200
Ω
1 kΩ
0.4
0.2
0
10 000
1
10
100
1000
1 MΩ
100 kΩ
10 kΩ
10 000
Size 0603 (W/A)
f (MHz)
Size 0603 (Flip chip)
f (MHz)
POPULAR OPTIONS
For any option it is recommended to consult Vishay Sfernice for availability first.
Option: Enlarged terminations:
0063
For stringent and special power dissipation requirements, the thermal resistance between the resistive layer and the solder joint
can be reduced using enlarged terminations chip resistors which are soldered on large and thick copper pads acting as heat
sinks (see application note: 53048 Power Dissipation in High Precision Vishay Sfernice Chip Resistors and Arrays (P Thin Film,
PRA Arrays, CHP Thick Film)
www.vishay.com/doc?53048.
Option to order: 0063 (applies to size 1206/1505/1020/2010/2512).
DIMENSIONS
(Option 0063) in millimeters
Bottom view for mounting
Uncoated
ceramic
Enlarged
termination
C
E
B
D
A
CASE
SIZE
1206
1505
2010
1020
2208
2512
A
± 0.152
3.00
3.70
5.03
2.49
5.53
6.30
B
± 0.127
1.73
1.25
2.64
5.18
2.05
3.30
C
± 0.127
0.38
0.50
0.50
0.50
0.50
0.50
D
± 0.127
0.40
0.50
0.50
0.31
0.50
0.50
E
± 0.127
1.19
1.54
2.20
0.93
2.45
2.84
Revision: 30-May-12
Document Number: 52023
4
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
CHP, HCHP
www.vishay.com
Vishay Sfernice
SUGGESTED LAND PATTERN
(Option 0063)
G
min.
X
max.
Z
max.
CASE SIZE
1206
1505
2010
1020
2208
2512
DIMENSIONS (IN MILLIMETERS)
Z
max.
3.85
4.55
5.88
3.34
6.38
7.15
G
min.
0.50
0.50
0.50
0.50
0.50
0.50
X
max.
1.86
1.38
2.77
5.31
2.18
3.43
OPTION: MARKING
Option to order 0013:
Marking of ohmic value and tolerance:
Sizes: 0805 to 1005: 3 digits marking (according to EIA-96)
Sizes: 1206 to 2010: 4 digits marking (same codification than in the ordering procedure)
Tolerance indicated by a color dot.
Option to order 0014:
Marking of ohmic value:
Sizes 0805 to 1005: 3 digits marking (according to EIA-96)
Sizes 1206 to 2010: 4 digits marking (same codification than in the ordering procedure)
No standard marking available for smaller sizes.
A price adder will apply to the unit price of the parts for options 0013 and 0014.
PERFORMANCE
TESTS
Termination adhesion
Resistance to solder heat
CONDITIONS
5N for 10 s
Immersion 10 s
in Sn/Pb 60/40
at + 260 °C
5 cycles
- 55 °C
+ 155 °C
Phase A dry heat
Phase B damp heat
Phase C cold - 55 °C
Phase D damp heat 5 cycles
56 days
AEC-Q200
85 °C/85 % RH/Pn/10
1000 h
6.25 Pr
for 2 s
1000 h at rated power
90’/30’ at + 70 °C
REQUIREMENTS
± (0.25 % + 0.05
)
± (0.25 % + 0.05
)
± (0.25 % + 0.05
)
TYPICAL VALUES
AND DRIFTS
< ± 0.1 %
< ± 0.1 %
Rapid temperature change
< ± 0.1 %
Climatic sequence
Humidity (steady state)
Moisture resistance
Short time overload
Load life
± (1 % + 0.05
)
± (1 % + 0.05
)
0.5 % + 0.05
± (0.25 % + 0.05
)
1000 h
± (1 % + 0.05
)
1000 h
< 0.25 %
< ± 0.2 %
< ± 0.2 %
Max. < 3 % + 0.05
< ± 0.1 %
2000 h
< 0.5 %
10 000 h
<1%
Revision: 30-May-12
Document Number: 52023
5
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
EEWORLD大学堂----跟我学HLS
跟我学HLS:https://training.eeworld.com.cn/course/4854本系列教学视频由赛灵思高级战略应用工程师带领你从零开始,一步步深入掌握 HLS 以及 UltraFAST 设计方法,帮助您成为系统设计和算法加 ......
抛砖引玉 FPGA/CPLD
ip 核生成RAM ,完美仿真,不过还有一点小细节想请教各位大神
本帖最后由 调戏、和尚/ 于 2015-7-29 20:43 编辑 bg8.png用 ip 核生成的单口RAM 1024*8的大小 仿真图已经出来,正确无误,只是还有一点小疑问 ......
调戏、和尚/ FPGA/CPLD
拆、评有奖——你离真正拥有它只差这么一拆!
最近你又拆什么了?为什么要拆?维修?改装?还是就为了拆开一探究竟,顺便提高自己的动手能力,帮助身边朋友、同事、家里的娃增长见识,开阔眼界!299491 有位名人曾经说过: 不能拆解便不 ......
eric_wang 以拆会友
求介绍DSP具体型号
求介绍DSP具体型号 我的需求如下: 1.主频50M+; 2.ADC通道数8+,精度8-12位(最好可调,像MSP430),内阻希望尽量高点,因为我是要用分压法测电阻的,被测电阻阻值为100M--10K; 速度希 ......
shushu DSP 与 ARM 处理器
SPI0i为什么使能通不过?
我用厂家的SPI范例测试,程序不能运行,经过逐行排查,发现程序运行到SPI0_enable时就停顿了,我在KEIL5里debug是可以运行过这行的,可是下载到板上却运行不过这行,请教大家这应该是什么问 ......
hujj GD32 MCU
【中科蓝讯AB32VG1 RISC-V板“碰上”RTT】先运行起来
昨天就收到板子了,板子比较小巧紧凑。元件是手工焊接的,焊接的很好,板面也很干净。板载了音频插孔,SD座等。 不管怎么样,先把IDE搭起来。 第一步,先在RTT-STUDIO的SDK管理器里面,加 ......
qiangtech 国产芯片交流

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1784  2436  979  2666  951  36  50  20  54  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved