SLx 24C04/P
Revision History:
Previous Version:
Page
Page
(in previous (in current
Version)
Version)
3
4, 5
5
5
11, 12
15
21
19
25
25
25
I
2
C Bus
Current Version: 1998-07-27
06.97
Subjects (major changes since last revision)
3
4, 4
–
5
11, 12
15
21
24
25
25
25
Text was changed to “Typical programming time 5 ms for up to
16 bytes”.
CS0, CS1 and CS2 were replaced by n.c.
The paragraph “Chip Select (CS0, CS1, CS2)” was removed
completely.
WP =
V
CC
protects the upper half entire memory.
The erase/write cycle is finished latest after 10 8 ms.
Figure 11: second command byte is a
CSR
and not CSW.
The write or erase cycle is finished latest after 10 4 ms.
“Capacitive load …” were added.
Some timings were changed.
The line “erase/write cycle” was removed.
Chapter 8.4 “Erase and Write Characteristics” has been added.
Purchase of Siemens
I
2
C components conveys the license under the Philips
I
2
C patent to use the components in
the
I
2
C system provided the system conforms to the
I
2
C specifications defined by Philips.
Edition 1998-07-27
Published by Siemens AG,
Bereich Halbleiter, Marketing-
Kommunikation, Balanstraße 73,
81541 München
©
Siemens AG 1998.
All Rights Reserved.
Attention please!
As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes
and circuits implemented within components or assemblies.
The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies
and Representatives worldwide (see address list).
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact
your nearest Siemens Office, Semiconductor Group.
Siemens AG is an approved CECC manufacturer.
Packing
Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we
will take packing material back, if it is sorted. You must bear the costs of transport.
For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs in-
curred.
Components used in life-support devices or systems must be expressly authorized for such purpose!
Critical components
1
of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems
2
with the express
written approval of the Semiconductor Group of Siemens AG.
1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the
failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain hu-
man life. If they fail, it is reasonable to assume that the health of the user may be endangered.
4 Kbit (512
×
8 bit) Serial CMOS
EEPROMs,
I
2
C Synchronous 2-Wire Bus,
Page Protection Mode
™
SLx 24C04/P
Features
• Data EEPROM internally organized as
512 bytes and 32 pages
×
16 bytes
• Page protection mode, flexible page-by-page
hardware write protection
– Additional protection EEPROM of 32 bits, 1 bit per
data page
P-DIP-8-4
– Protection setting for each data page by writing its
protection bit
– Protection management without switching WP pin
• Low power CMOS
•
V
CC
= 2.7 to 5.5 V operation
• Two wire serial interface bus,
I
2
C-Bus
compatible
• Filtered inputs for noise suppression with
Schmitt trigger
P-DSO-8-3
• Clock frequency up to 400 kHz
• High programming flexibility
– Internal programming voltage
– Self timed programming cycle including erase
– Byte-write and page-write programming, between 1 and 16 bytes
– Typical programming time 5 ms for up to 16 bytes
• High reliability
– Endurance 10
6
cycles
1)
– Data retention 40 years
1)
– ESD protection 4000 V on all pins
• 8 pin DIP/DSO packages
• Available for extended temperature ranges
– Industrial:
−
40 °C to + 85 °C
– Automotive:
−
40 °C to + 125 °C
1)
Values are temperature dependent, for further information please refer to your Siemens Sales office.
Semiconductor Group
3
1998-07-27
SLx 24C04/P
Ordering Information
Type
SLA 24C04-D/P
SLA 24C04-S/P
SLA 24C04-D-3/P
SLA 24C04-S-3/P
SLE 24C04-D/P
SLE 24C04-S/P
Ordering Code
Q67100-H3527
Q67100-H3532
Q67100-H3526
Q67100-H3531
Q67100-H3525
Q67100-H3530
Package
P-DIP-8-4
P-DIP-8-4
P-DIP-8-4
Temperature
Voltage
– 40 °C … + 85 °C 4.5 V...5.5 V
– 40 °C … + 85 °C 2.7 V...5.5 V
– 40°C … + 125 °C 4.5 V...5.5 V
P-DSO-8-3 – 40 °C … + 85 °C 4.5 V...5.5 V
P-DSO-8-3 – 40 °C … + 85 °C 2.7 V...5.5 V
P-DSO-8-3 – 40°C … + 125 °C 4.5 V...5.5 V
Other types are available on request
– Temperature range (– 55 °C
…
+ 150 °C)
– Package (die, wafer delivery)
1
Pin Configuration
P-DIP-8-4
N.C.
N.C.
N.C.
1
2
3
4
8
7
6
5
IEP02515
P-DSO-8-3
V
CC
WP
SCL
SDA
N.C.
N.C.
N.C.
V
SS
1
2
3
4
8
7
6
5
IEP02514
V
CC
WP
SCL
SDA
V
SS
Figure 1
Pin Configuration
(top view)
Pin Definitions and Functions
Table 1
Pin No.
1, 2, 3
4
5
6
7
8
Symbol
N.C.
Function
Not connected
Ground
Serial bidirectional data bus
Serial clock input
Write protection input
Supply voltage
V
SS
SDA
SCL
WP
V
CC
Semiconductor Group
4
1998-07-27
SLx 24C04/P
Pin Description
Serial Clock (SCL)
The SCL input is used to clock data into the device on the rising edge and to clock data
out of the device on the falling edge.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer addresses, data or control information into the
device or to transfer data out of the device. The output is open drain, performing a wired
AND function with any number of other open drain or open collector devices. The SDA
bus requires a pull-up resistor to
V
CC
.
Write Protection (WP)
WP switched to
V
SS
allows normal read/write operations.
WP switched to
V
CC
protects the entire EEPROM against changes (hardware write
protection).
Additionally write protection is managed by a protection bit associated to each page.
(refer to
chapter 7
Page Protection Mode
TM
)
Semiconductor Group
5
1998-07-27