The PL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed
clocks and is available in 8-pin SOP or 6-pin SOT23 package. It has two outputs that are synchronized with the
input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between
the input and output is less than
350
ps, the device acts as a zero delay buffer.
BLOCK DIAGRAM
REFIN
PLL
CLKOUT
CLK1
CLK2
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 2/5/09 Page 1
PL102-10
Low Skew Output Buffer
PIN DESCRIPTIONS
Pin
Name
REFIN
GND
CLK1
CLK2*
VDD
DNC
CLKOUT
Pin Number
SOP-8L
1
2
3
4
5
6, 7
8
SOT23-6L
3
2
1
6
5
-
4
Type
I
P
O
O
P
-
O
Description
Input reference frequency. Spread spectrum modulation on this
signal will be passed to the output (up to 100kHz SST modul ation).
Ground Connection.
Buffered clock output.
Buffered clock output.
2.5V or 3.3V Power Supply connection.
Do Not Connect
Buffered clock output. Internal feed back on this pin.
*Note:
If CLK2 is pulled high during startup the device will enter test mode.
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
-0.5
-0.5
-65
-40
MIN.
MAX.
4.6
V
DD
+0.5
V
DD
+0.5
150
85
125
260
UNITS
V
V
V
C
C
C
C
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the dev ice at these or any other co n-
ditions above the operational limits noted in this specification is no t implied. *Operating temperature is guaranteed by design. Parts are tested to
commercial grade only.
2. Electrical Characteristics
PARAMETERS
Supply Voltage
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Supply Current
SYMBOL
V
DD
V
IL
V
IH
V
OL
V
OH
I
DD
I
OL
= 24mA
I
OH
= 24mA
Unloaded outputs at 100MHz,
V
DD
=3.3V.
2.4
22
30
2.0
0.4
CONDITIONS
MIN.
2.25
TYP.
MAX.
3.63
0.8
UNITS
V
V
V
V
V
mA
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 2/5/09 Page 2
PL102-10
Low Skew Output Buffer
3. Switching Characteristics
PARAMETERS
Input/Output Frequency
Duty Cycle
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge
to CLKOUT Rising Edge
Device to Device Skew
Cycle to Cycle Jitter
PLL Lock Time
Jitter; Absolute Jitter
Jitter; 1-sigma
SYMBOL
t1
DC
T
r
T
f
T
ske w
T
dela y
T
dsk-dsk
T
cyc-c yc
T
loc k
T
jabs
T
j1 -s
CONDITIONS
2.5V/3.3V
Measured at V
DD
/2, C
L
=15pF,
F
ou t
= 100MHz
Measured between 10% and
90%V
DD
, C
L
=15pF
Measured between 90% and
10%, C
L
=15pF
All outputs equally loaded,
C
L
=15pF
Measured at V
DD
/2
Measured at V
DD
/2 on the
CLKOUT pins of devices
Measured at 100MHz
Stable power supply, valid
clock presented on REF pin
Measured 10,000 cycles,
low jitter input signal
Measured 10,000 cycles,
low jitter input signal
20
9
0
0
MIN.
15
45
50
1.2
1.2
TYP.
MAX.
145/170
55
1.5
1.5
200
350
700
60
1.0
50
15
UNITS
MHz
%
ns
ns
ps
ps
ps
ps
ms
ps
ps
SWITCHING WAVEFORMS
Duty Cycle Timing
t1
t2
VDD/2
VDD/2
VDD/2
Output - Output Skew
VDD/2
Output
VDD/2
Output
T
SKEW
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 2/5/09 Page 3
PL102-10
Low Skew Output Buffer
SWITCHING WAVE FORMS
All Outputs Rise/Fall Time
2.0V
2.0V
0.8V
t
r
t
f
3.3V
0V
Output
0.8V
Input to Output Propagation Delay
VDD/2
Input
VDD/2
Output
T
delay
Device to Device Skew
VDD/2
Device1 CLKOUT
VDD/2
Device2 CLKOUT
T
dsk - dsk
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 2/5/09 Page 4
PL102-10
Low Skew Output Buffer
Output-Output Skew
The skew between CLKOUT and the CLK(1-2) outputs is not dynamically adjusted by the
PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained
from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will be
maintained from REF to all outputs.
If applications requiring zero output-output skew, all the outputs must be equally loaded.
If the CLK(1-2) outputs are less loaded than CLKOUT, CLK(1-2) outputs will lead it; if the
CLK(1-2) is more loaded than CLKOUT, CLK(1-2) will lag the CLKOUT.
Since the CLKOUT and the CLK(1-2) outputs are identical, they all start at the same time,
but difference loads cause them to have different rise times and different times crossing
the measurement thresholds.
REF
CLKOUT
CLK(1-2)
Zero Delay
REF input and all outputs are equally loaded
REF
CLKOUT
CLK(1-2)
Advanced
REF input and CLK(1-2) outputs are equally loaded,
with CLK(1-2) less loaded than CLKOUT.
REF
CLKOUT
CLK(1-2)
Delayed
REF input and CLK(1-2) outputs loaded equally,
withCLK(1-2) more loaded then CLKOUT.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
MicroPython开源版块
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
