FemtoClock
®
Crystal-to-LVCMOS/LVTTL
Clock Generator
ICS840022I-02
DATA SHEET
General Description
The ICS840022I-02 is a Gigabit Ethernet Clock Generator. The
ICS840022I-02 uses a 25MHz crystal to synthesize 125MHz or
62.5MHz. The ICS840022I-02 has excellent phase jitter
performance, over the 12kHz – 20MHz integration range. The
ICS840022I-02 is packaged in a small 16-pin VFQFN, making it
ideal for use in systems with limited board space.
Features
•
•
•
•
•
One LVCMOS/LVTTL outputs, 20 output impedance
Crystal oscillator interface designed for 25MHz,
18pF parallel resonant crystal
Output frequencies: 125MHz or 62.5MHz
RMS phase jitter at 125MHz using a 25MHz crystal
(12kHz - 20MHz): 0.57ps (typical)
Supply modes:
Core/Output
3.3V/3.3V
3.3V/2.5V
2.5V/2.5V
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
•
•
Function Table
Inputs
FREQ_SEL
0
1
Output Frequency Range (with a 25MHz crystal)
125MHz
62.5MHz
Block Diagram
FREQ_SEL
Pulldown
Pin Assignment
nc
GND
V
DD
nc
PWR_DN 1
XTAL_IN
XTAL_OUT
25MHz
16 15 14 13
12 Q
11 nc
10 V
DDO
9 V
DD
5
GND
OSC
Phase
Detector
VCO
÷5
0
Q
XTAL_OUT
2
XTAL_IN 3
GND 4
6
nc
÷10
1
7
FREQ_SEL
8
GND
M = ÷25 (fixed)
PWR_DN
Pullup
ICS840022I-02
16 Lead VFQFN
Top View
ICS840022AKI-02 May 27, 2017
1
©2017 Integrated Device Technology, Inc.
ICS840022I-02 Data Sheet
FEMTOCLOCK
®
CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
Table 1. Pin Descriptions
Number
1
2,
3
4, 5, 8, 13
6, 11, 14, 15
7
9, 16
10
12
Name
PWR_DN
XTAL_OUT,
XTAL_IN
GND
nc
FREQ_SEL
V
DD
V
DDO
Q
Input
Input
Power
Unused
Input
Power
Power
Output
Pulldown
Type
Pullup
Description
Output state control pin. See Table 3. LVCMOS/LVTTL interface levels.
Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
Power supply ground.
No connect.
Frequency select pin. LVCMOS/LVTTL interface levels.
Power supply pins.
Output supply pin.
Single-ended clock output. 20 typical output impedance.
LVCMOS/LVTTL interface levels.
NOTE:
Pullup and Pulldown
refer to internal input resistors. See Table 2,
Pin Characteristics,
for typical values.
Table 2. Pin Characteristics
Symbol
C
IN
C
PD
R
PULLUP
R
PULLDOWN
R
OUT
Parameter
Input Capacitance
Power Dissipation Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Output Impedance
V
DD,
V
DD
= 3.465V or 2.625V
Test Conditions
Minimum
Typical
4
10
51
51
20
Maximum
Units
pF
pF
k
k
Function Table
Table 3. PWR_DN Function Table
PWR_DN Input
0
1
Description
Output in High-Impedance
Output in normal operation
ICS840022AKI-02 May 27, 2017
2
©2017 Integrated Device Technology, Inc.
ICS840022I-02 Data Sheet
FEMTOCLOCK
®
CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
Absolute Maximum Ratings
NOTE: Stresses beyond those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. These ratings are stress
specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the
DC Characteristics or AC
Characteristics
is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Item
Supply Voltage, V
DD
Inputs, V
I
Outputs, V
O
Package Thermal Impedance,
JA
Storage Temperature, T
STG
Rating
4.6V
-0.5V to V
DD
+ 0.5V
-0.5V to V
DD
+ 0.5V
74.9C/W (0 mps)
-65C to 150C
DC Electrical Characteristics
Table 4A. Power Supply DC Characteristics,
V
DD
= V
DDO
= 3.3V ± 5%, T
A
= -40°C to 85°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Power Supply Voltage
Output Supply Voltage
Power Supply Current
Output Supply Current
PWR_DN = 1
PWR_DN = 0
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
Maximum
3.465
3.465
77
<1
12
Units
V
V
mA
mA
mA
Table 4B. Power Supply DC Characteristics,
V
DD
= V
DDO
= 2.5V ± 5%, T
A
= -40°C to 85°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Power Supply Voltage
Output Supply Voltage
Power Supply Current
Output Supply Current
PWR_DN = 1
PWR_DN = 0
Test Conditions
Minimum
2.375
2.375
Typical
2.5
2.5
Maximum
2.625
2.625
68
<1
10
Units
V
V
mA
mA
mA
Table 4C. Power Supply DC Characteristics,
V
DD
= 3.3V ± 5%, V
DDO
= 2.5V ± 5%, T
A
= -40°C to 85°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Power Supply Voltage
Output Supply Voltage
Power Supply Current
Output Supply Current
PWR_DN = 1
PWR_DN = 0
Test Conditions
Minimum
3.135
2.375
Typical
3.3
2.5
Maximum
3.465
2.625
77
<1
10
Units
V
V
mA
mA
mA
ICS840022AKI-02 May 27, 2017
3
©2017 Integrated Device Technology, Inc.
ICS840022I-02 Data Sheet
FEMTOCLOCK
®
CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
Table 4D. LVCMOS/LVTTL DC Characteristics,
T
A
= -40°C to 85°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
Parameter
Input High Voltage
Test Conditions
V
DD
= 3.465V
V
DD
= 2.625V
V
DD
= 3.465V
V
DD
= 2.625V
FREQ_SEL
PWR_DN
FREQ_SEL
PWR_DN
V
DD
= V
IN
= 3.465V or 2.625V
V
DD
= V
IN
= 3.465V or 2.625V
V
DD
= 3.465V or 2.625V, V
IN
= 0V
V
DD
= 3.465V or 2.625V, V
IN
= 0V
V
DDO
= 3.465V
V
DDO
= 2.625V
V
DDO
= 3.465V or 2.625V
-5
-150
2.6
1.8
0.5
Minimum
2
1.7
-0.3
-0.3
Typical
Maximum
V
DD
+ 0.3
V
DD
+ 0.3
0.8
0.7
150
5
Units
V
V
V
V
μA
μA
μA
μA
V
V
V
Input Low Voltage
Input
High Current
Input
Low Current
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
NOTE 1: Outputs terminated with 50
to V
DDO
/2. See Parameter Measurement Information, Output Load Test Circuit diagrams.
Table 5. Crystal Characteristics
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Test Conditions
Minimum
Typical
Fundamental
25
50
7
MHz
Maximum
Units
pF
ICS840022AKI-02 May 27, 2017
4
©2017 Integrated Device Technology, Inc.
ICS840022I-02 Data Sheet
FEMTOCLOCK
®
CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
AC Electrical Characteristics
Table 6A. AC Characteristics,
V
DD
= V
DDO
= 3.3V ± 5%, T
A
= -40°C to 85°
Symbol
f
OUT
Parameter
Output Frequency
Test Conditions
FREQ_SEL = 0
FREQ_SEL = 1
125MHz,
Integration Range: 12kHz – 20MHz
62.5MHz,
Integration Range: 12kHz – 10MHz
20% to 80%
200
47
Minimum
Typical
125
62.5
0.57
0.58
700
53
Maximum
Units
MHz
MHz
ps
ps
ps
%
tjit(Ø)
RMS Phase Jitter, Random;
NOTE 1
Output Rise/Fall Time
Output Duty Cycle
t
R
/ t
F
odc
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device
is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.
NOTE 1: Refer to Phase Noise Plot.
Table 6B. AC Characteristics,
V
DD
= V
DDO
= 2.5V ± 5%, T
A
= -40°C to 85°
Symbol
f
OUT
Parameter
Output Frequency
Test Conditions
FREQ_SEL = 0
FREQ_SEL = 1
125MHz,
Integration Range: 12kHz – 20MHz
62.5MHz,
Integration Range: 12kHz – 10MHz
20% to 80%
200
47
Minimum
Typical
125
62.5
0.62
0.58
700
53
Maximum
Units
MHz
MHz
ps
ps
ps
%
tjit(Ø)
RMS Phase Jitter, Random;
NOTE 1
Output Rise/Fall Time
Output Duty Cycle
t
R
/ t
F
odc
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device
is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.
NOTE 1: Refer to Phase Noise Plot.
Table 6C. AC Characteristics,
V
DD
= 3.3V ± 5%, V
DDO
= 2.5V ± 5%, T
A
= -40°C to 85°
Symbol
f
OUT
Parameter
Output Frequency
Test Conditions
FREQ_SEL = 0
FREQ_SEL = 1
125MHz,
Integration Range: 12kHz – 20MHz
62.5MHz,
Integration Range: 12kHz – 10MHz
20% to 80%
200
47
Minimum
Typical
125
62.5
0.62
0.58
750
53
Maximum
Units
MHz
MHz
ps
ps
ps
%
tjit(Ø)
RMS Phase Jitter, Random
t
R
/ t
F
odc
Output Rise/Fall Time
Output Duty Cycle
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device
is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.
ICS840022AKI-02 May 27, 2017
5
©2017 Integrated Device Technology, Inc.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
