Datasheet> 器件分类 > 无源元件> 振荡器> SIT5146AICFK033IXB60.000000X

文档预览

SIT5146AICFK033IXB60.000000X: 产品描述Clipped Sine Output Oscillator, 60MHz Nom,; 产品类别无源元件振荡器; 文件大小2MB，共36页; 制造商SiTime; 标准

下载文档详细参数全文预览

SIT5146AICFK033IXB60.000000X概述

Clipped Sine Output Oscillator, 60MHz Nom,

SIT5146AICFK033IXB60.000000X规格参数

参数名称	属性值
是否Rohs认证	符合
Objectid	145142355850
包装说明	LCC10,.13X.2,58/52/48
Reach Compliance Code	unknown
其他特性	ENABLE/DISABLE FUNCTION
老化	1 PPM/YEAR
最长下降时间	1.9 ns
频率调整-机械	NO
频率稳定性	0.5%
安装特点	SURFACE MOUNT
端子数量	10
标称工作频率	60 MHz
最高工作温度	85 °C
最低工作温度	-40 °C
振荡器类型	CLIPPED SINE
输出阻抗	17 Ω
输出电平	0.8 V
输出负载	15 pF
封装主体材料	CERAMIC
封装等效代码	LCC10,.13X.2,58/52/48
物理尺寸	5.15mm x 3.35mm x 1.06mm
最长上升时间	1.9 ns
最大供电电压	3.63 V
最小供电电压	2.97 V
标称供电电压	3.3 V
表面贴装	YES
最大对称度	55/45 %

文档预览

下载PDF文档

全文
预览

SiT5146

Description

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Endura™ Series Super-TCXO

Features



The

SiT5146

is a ruggedized ±0.5 to ±2.5 ppm MEMS

Super-TCXO with a maximum acceleration sensitivity of

0.009 ppb/g or 0.1 ppb/g. Engineered for best dynamic

performance, it is ideal for high reliability telecom, wireless

and networking, industrial, precision GNSS and

audio/video applications.

Leveraging SiTime’s unique DualMEMS

temperature

sensing and TurboCompensation

technologies, the

SiT5146 delivers the best dynamic performance for timing

stability in the presence of environmental stressors such as

air flow, temperature perturbation, vibration, shock, and

electromagnetic interference. This device also integrates

multiple on-chip regulators to filter power supply noise,

eliminating the need for a dedicated external LDO.

The SiT5146 offers three device configurations that can be

ordered using

Ordering Codes

for:

1) TCXO with non-pullable output frequency,

2) VCTCXO allowing voltage control of output frequency,

3) DCTCXO enabling digital control of output frequency

using an I

C interface, pullable to 5 ppt (parts per

trillion) resolution.

The SiT5146 can be factory programmed for any

combination of frequency, stability, voltage, and pull range.

Programmability enables designers to optimize clock

configurations while eliminating long lead times and

customization costs associated with quartz devices where

each frequency is custom built.

Refer to

Manufacturing Guideline

for proper reflow profile

and PCB cleaning recommendations to ensure best

performance.



Any frequency from 1 MHz to 60 MHz in 1 Hz steps

Factory programmable options for short lead times

Best dynamic stability under airflow, thermal shock



0.009 ppb/g or 0.1 ppb/g acceleration sensitivity



±0.5 ppm stability across temperature



±15 ppb/°C typical

frequency slope (ΔF/ΔT)

-40°C to +105°C operating temperature



Extended cold temperature option down to -55°C

No activity dips or micro jumps

Resistant to shock, vibration and board bending

On-chip regulators eliminate the need for external LDOs

Digital frequency pulling (DCTCXO) via I



Digital control of output frequency and pull range



Up to

±3200

ppm pull range



Frequency pull resolution down to 5 ppt

2.5 V, 2.8 V, 3.0 V and 3.3 V supply voltage

LVCMOS or clipped sinewave output

RoHS and REACH compliant

Pb-free, Halogen-free, Antimony-free

Applications



Ballistics, missiles, munitions

Military portable radios

Ruggedized communications networks

Precision GNSS systems

SATCOM

Transponders

Block Diagram

5.0 mm x 3.2 mm Package Pinout

SDA / NC

OE / VC / NC

SCL / NC

GND

VDD

CLK

A0 / NC

Figure 1. SiT5146 Block Diagram

Figure 2. Pin Assignments (Top view)

Refer to

Table 14

for Pin Descriptions

Rev 1.1

26 April 2021

www.sitime.com

SiT5146

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Endura™ Series Super-TCXO

TABLE OF CONTENTS

Description ................................................................................................................................................................................... 1

Features....................................................................................................................................................................................... 1

Applications ................................................................................................................................................................................. 1

Block Diagram ............................................................................................................................................................................. 1

5.0 mm x 3.2 mm Package Pinout ............................................................................................................................................... 1

Ordering Information .................................................................................................................................................................... 2

Electrical Characteristics.............................................................................................................................................................. 4

Device Configurations and Pin-outs ............................................................................................................................................. 9

Pin-out Top Views................................................................................................................................................................. 9

Test Circuit Diagrams for LVCMOS and Clipped Sinewave Outputs ......................................................................................... 10

Waveforms................................................................................................................................................................................. 12

Timing Diagrams ........................................................................................................................................................................ 12

Typical Performance Plots ......................................................................................................................................................... 13

Architecture Overview ................................................................................................................................................................ 15

Frequency Stability ............................................................................................................................................................. 15

Output Frequency and Format............................................................................................................................................ 15

Output Frequency Tuning ................................................................................................................................................... 15

Pin 1 Configuration (OE, VC, or NC) .................................................................................................................................. 16

Device Configurations ................................................................................................................................................................ 16

TCXO Configuration ........................................................................................................................................................... 16

VCTCXO Configuration ...................................................................................................................................................... 17

DCTCXO Configuration ...................................................................................................................................................... 18

VCTCXO-Specific Design Considerations ................................................................................................................................. 19

Linearity .............................................................................................................................................................................. 19

Control Voltage Bandwidth ................................................................................................................................................. 19

FV Characteristic Slope K

................................................................................................................................................. 19

Pull Range, Absolute Pull Range ........................................................................................................................................ 20

DCTCXO-Specific Design Considerations ................................................................................................................................. 21

Pull Range and Average Pull Range .................................................................................................................................. 21

Output Frequency ............................................................................................................................................................... 22

C Control Registers .......................................................................................................................................................... 24

Register Descriptions.......................................................................................................................................................... 24

Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW) ............................................................ 24

Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)......................................... 25

Register Address: 0x02. DIGITAL PULL RANGE CONTROL ............................................................................................ 26

Serial Interface Configuration Description .......................................................................................................................... 27

Serial Signal Format ........................................................................................................................................................... 27

Parallel Signal Format ........................................................................................................................................................ 28

Parallel Data Format ........................................................................................................................................................... 28

C Timing Specification ...................................................................................................................................................... 30

C Device Address Modes ................................................................................................................................................. 31

Schematic Example ............................................................................................................................................................ 32

Dimensions and Patterns ........................................................................................................................................................... 33

Layout Guidelines ...................................................................................................................................................................... 34

Manufacturing Guidelines .......................................................................................................................................................... 34

Additional Information ................................................................................................................................................................ 35

Revision History ......................................................................................................................................................................... 36

Rev 1.1

Page 3 of 36

www.sitime.com

SIT5146AICFK033IXB60.000000X

SIT5146AICFK033IXB60.000000X概述

SIT5146AICFK033IXB60.000000X规格参数

文档预览

推荐资源