电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1552AI-JI-D27-32.768D

产品描述Clock Generator
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小737KB,共12页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT1552AI-JI-D27-32.768D概述

Clock Generator

SIT1552AI-JI-D27-32.768D规格参数

参数名称属性值
是否Rohs认证符合
Objectid114635595
包装说明, BGA4,2X2,40/16
Reach Compliance Codeunknown
ECCN代码EAR99
JESD-609代码e1
湿度敏感等级1
端子数量4
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装等效代码BGA4,2X2,40/16
峰值回流温度(摄氏度)260
电源1.8/3.3 V
认证状态Not Qualified
最大压摆率0.00152 mA
表面贴装YES
温度等级INDUSTRIAL
端子面层TIN SILVER COPPER
处于峰值回流温度下的最长时间40

文档预览

下载PDF文档
SiT1552
Features
Smallest (1.2mm
2
), Ultra-Low Power, 32.768 kHz MEMS TCXO
The Smart Timing Choice
The Smart Timing Choice
Applications
32.768 kHz ±5, ±10, ±20 ppm frequency stability options over temp
World’s smallest TCXO in a 1.5 x 0.8 mm CSP
Operating temperature ranges:
• 0°C to +70°C
• -40°C to +85°C
Smart Meters (AMR)
Health and Wellness Monitors
Pulse-per-Second (pps) Timekeeping
RTC Reference Clock
Ultra-low power: <1 µA
Vdd supply range: 1.5V to 3.63V
Improved stability reduces system power with fewer network
timekeeping updates
NanoDrive™ programmable output swing for lowest power and direct
XTAL SoC input interface
Internal filtering eliminates external Vdd bypass cap and saves space
Pb-free, RoHS and REACH compliant
Electrical Characteristics
Parameter
Output Frequency
Frequency Stability Over
Temperature
[1]
(without Initial Offset
[2]
)
Frequency Stability Over
Temperature
(with Initial Offset
[2]
)
Frequency Stability vs Voltage
First Year Frequency Aging
Symbol
Fout
-5.0
F_stab
-10
-20
-10
F_stab
-13
-22
F_vdd
F_aging
-0.75
-1.5
-1.0
Min.
Typ.
32.768
5.0
10
20
10
13
22
0.75
1.5
1.0
ppm
ppm
ppm
µs
pp
ns
RMS
3.63
0.99
1.52
100
180
Start-up Time at Power-up
t_start
300
350
380
ms
V
μA
ms
ppm
ppm
Max.
Unit
kHz
Stability part number code = E
Stability part number code = F
Stability part number code = 1
Stability part number code = E
Stability part number code = F
Stability part number code = 1
1.8V ±10%
1.5V – 3.63V
T
A
= 25°C, Vdd = 3.3V
81920 cycles (2.5 sec), 100 samples
Cycles = 10,000, T
A
= 25°C, Vdd = 1.5V – 3.63V
T
A
= -40°C to +85°C
T
A
= 25°C, Vdd = 1.8V, LVCMOS Output configuration, No Load
T
A
= -40°C to +85°C, Vdd = 1.5V – 3.63V, No Load
Vdd Ramp-Up 0 to 90% Vdd, T
A
= -40°C to +85°C
T
A
= -40°C +60°C, valid output
T
A
= +60°C to +70°C, valid output
T
A
= +70°C to +85°C, valid output
Condition
Frequency and Stability
Jitter Performance (T
A
= over temp)
Long Term Jitter
Period Jitter
35
2.5
Supply Voltage and Current Consumption
Operating Supply Voltage
Core Supply Current
[3]
Power-Supply Ramp
Vdd
Idd
t_Vdd_
Ramp
1.5
Notes:
1. No board level underfill. Measured as peak-to-peak/2. Inclusive of 3x-reflow and ±20% load variation. Tested with Agilent 53132A frequency counter. Due to the
low operating frequency, the gate time must be ≥100 ms to ensure an accurate frequency measurement.
2. Initial offset is defined as the frequency deviation from the ideal 32.768 kHz at room temperature, post reflow.
3. Core operating current does not include output driver operating current or load current. To derive total operating current (no load), add core operating current +
output driver operating current, which is a function of the output voltage swing. See the description titled,
Calculating Load Current.
SiTime Corporation
Rev 1.2
990 Almanor Avenue, Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised November 10, 2014

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1198  730  2613  767  68  25  15  53  16  2 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved