电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FT2232H_12

产品描述Dual High Speed USB to Multipurpose UART/FIFO IC
文件大小2MB,共67页
制造商FTDI
下载文档 全文预览

FT2232H_12概述

Dual High Speed USB to Multipurpose UART/FIFO IC

文档预览

下载PDF文档
Document No.: FT_000061
FT2232H DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC
Version 2.21
Clearance No.: FTDI#77
Future Technology
Devices International Ltd
FT2232H
Dual High Speed
USB to Multipurpose
UART/FIFO IC
The FT2232H is FTDI‟s 5
th
generation of USB
devices. The FT2232H is a USB 2.0 High
Speed (480Mb/s) to UART/FIFO IC. It has the
capability of being configured in a variety of
industry standard serial or parallel interfaces.
The FT2232H has the following advanced
features:
Single chip USB to dual serial / parallel ports
with a variety of configurations.
Entire USB protocol handled on the chip. No
USB specific firmware programming required.
USB 2.0 High Speed (480Mbits/Second) and
Full Speed (12Mbits/Second) compatible.
Dual Multi-Protocol Synchronous Serial Engine
(MPSSE) to simplify synchronous serial protocol
(USB to JTAG, I
2
C, SPI or bit-bang) design.
Dual independent UART or FIFO or MPSSE
ports.
Independent Baud rate generators.
RS232/RS422/RS485 UART Transfer Data Rate
up to 12Mbaud. (RS232 Data Rate limited by
external level shifter).
USB to parallel FIFO transfer data rate up to 8
Mbyte/Sec.
Single channel synchronous FIFO mode for
transfers upto 40 Mbytes/Sec
CPU-style FIFO interface mode simplifies CPU
interface design.
MCU host bus emulation mode configuration
option.
Fast Opto-Isolated serial interface option.
FTDI‟s royalty-free Virtual Com Port (VCP) and
Direct
(D2XX)
drivers
eliminate
the
requirement for USB driver development in
most cases.
Adjustable receive buffer timeout.
Option for transmit and receive LED drive
signals on each channel.
Enhanced bit-bang Mode interface option with
RD# and WR# strobes
FT245B-style FIFO interface option with bi-
directional data bus and simple 4 wire
handshake interface.
Highly integrated design includes +1.8V LDO
regulator for VCORE, integrated POR function
and on chip clock multiplier PLL (12MHz –
480MHz).
Asynchronous serial UART interface option with
full hardware handshaking and modem
interface signals.
Fully assisted hardware or X-On / X-Off
software handshaking.
UART Interface supports 7/8 bit data, 1/2 stop
bits, and Odd/Even/Mark/Space/No Parity.
Auto-transmit enable control for RS485 serial
applications using TXDEN pin.
Operational configuration mode and USB
Description strings configurable in external
EEPROM over the USB interface.
Configurable I/O drive strength (4, 8, 12 or
16mA) and slew rate.
Low operating and USB suspend current.
Supports bus powered, self powered and high-
power bus powered USB configurations.
UHCI/OHCI/EHCI host controller compatible.
USB Bulk data transfer mode (512 byte packets
in High Speed mode).
+1.8V (chip core) and +3.3V I/O interfacing
(+5V Tolerant).
Extended -40°C to 85°C industrial operating
temperature range.
Compact 64-LD Lead Free LQFP or QFN
package
+3.3V single supply operating voltage range.
ESD protection for FT2232H IO‟s:
Human Body Model (HBM) ±2kV,
Machine Mode (MM) ±200V,
Charge Device Model (CDM) ±500V,
Latch-up free.
Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or
electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as
to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages
Copyright © 2012 Future Technology Devices International Limited
1
[转帖]硬件工程师在硬件开发中要注意的事项
硬件工程师在硬件开发中要注意的事项(摘) 启动一个硬件开发项目,原始的推动力会来自于很多方面,比如市场的需要,基于整个系统架构的需要,应用软件部门的功能实现需要,提高系统某方面能 ......
linda_xia 模拟电子
linux下,SIP协议请教
来自EEWORLD合作群:arm linux fpga 嵌入0(49900581) 群主:wangkj...
四季未央 FPGA/CPLD
简易频率计设计
本帖最后由 paulhyde 于 2014-9-15 09:30 编辑 小弟因没有好好学习,现在实属着急! 题目:简易频率计设计 要求:可测频率100HZ——1MHZ 可以测量时间间隔 谢了 ...
彩虹孤雨 电子竞赛
关于不定时刻输入数据的采样
求教对于不定时刻传入的数据何采样。比如一个串行序列检测器,第一个数据是在复位后一秒后才手动输入,第二个数据在3秒后输入,第四个5秒后输入。。。。,总之,数据输入的时刻不定,对于这样的 ......
渐渐 FPGA/CPLD
大牛讲解信号与系统以及数字信号处理(转)
第一课什么是卷积卷积有什么用什么是傅利叶变换什么是拉普拉斯变换引子很多朋友和我一样,工科电子类专业,学了一堆信号方面的课,什么都没学懂,背了公式考了试,然后毕业了。先说"卷积有什么 ......
zqjqq88 综合技术交流
什么是OTP(转)
转自http://www.sikewei.com/techshow.asp?ciid=18 OTP(One-Time password)   OTP试图解决用户选择强壮密码时的一些问题。大多数OTP基于双要素认证原则运行。要认证一个系统,你需要拥有 ......
白丁 综合技术交流

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2408  2588  2532  1624  2885  49  53  51  33  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved