CRA04S
Vishay
Thick Film Resistor Array
FEATURES
•
Convex terminal array with square corners
•
•
•
•
Wide ohmic ramge: 10R to 1M0
4 or 8 terminal package with isolated resistors
Lead (Pb)-free solder contacts on Ni barrier layer
Pure tin plating provides compatibility with lead (Pb)-free
and lead containing soldering processes
•
Compatible with “Restriction of the use of Hazardous
Substances” (RoHS) directive 2002/95/EC (issue 2004)
The CRA04S thick film resistor array is constructed on a high
grade ceramic body with convex terminations. A small
package enables the design of high density circuits. The
single component reduces board space, component counts,
and assembly costs.
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
CIRCUIT
POWER RATING
P
70 °C
W
TEMPERATURE
COEFFICIENT
ppm/K
± 100
0.063
50
± 200
Zero-Ohm-Resistor:
R
max.
≤
50 mΩ,
I
max.
= 1 A
LIMITING ELEMENT
VOLTAGE MAX.
V≅
TOLERANCE
%
±1
± 2; ± 5
RESISTANCE
RANGE
Ω
10R - 1M0
E-SERIES
24 + 96
24
CRA04S
03
TECHNICAL SPECIFICATIONS
PARAMETER
Rated Dissipation at 70 °C
(2)
Limiting Element Voltage
(1)
Insulation Voltage (1 min)
Category Temperature Range
Insulation Resistance
UNIT
W per element
V≅
V
dc/ac peak
°C
Ω
CRA04S
0.063
50
100
- 55 to + 155
> 10
9
Notes
(1)
Rated voltage:
P
×
R
(2)
The power dissipation on the resistor generates a temperature rise against the local ambient, depending on the heat flow support of the
printed-circuit board (thermal resistance). The rate dissipation applies only if the permitted film temperature of 155 °C is not exceeded.
PART NUMBER AND PRODUCT DESPRIPTION
PART NUMBER: CRA04S08347K0JTD
(3)
C
MODEL
CRA04
R
A
0
4
PIN
04
08
S
0
CIRCUIT
3
= 03
8
3
4
7
K
0
J
T
D
SPECIAL
Up to 2 digits
TERMINAL STYLE
S
VALUE
R
= Decimal
K
= Thousand
M
= Million
0000
= 0
Ω
Jumper
TOLERANCE
F
=±1%
G
=±2%
J
=±5%
Z
= 0
Ω
Jumper
PACKAGING
(4)
TD
TC
PZ
PRODUCT DESCRIPTION: CRA04S 08 03 473 J RT7 e3
CRA04S
MODEL
CRA04S
08
TERMINAL COUNT
04
08
03
CIRCUIT TYPE
03
473
RESISTANCE VALUE
473 = 47 kΩ
4702 = 47 kΩ
10R0 = 10
Ω
100 = 10
Ω
000 = 0
Ω
Jumper
First two digits (3 for 1 %)
are significant. Last digit
is the multiplier.
J
TOLERANCE
F=±1%
G=±2%
J=±5%
Z = 0
Ω
Jumper
RT7
PACKAGING
(4)
RT7
RT6
PZ
e3
LEAD (Pb)-FREE
e3 = Pure tin
Termination finish
(3)
(4)
Notes
Preferred way for ordering products is by use of the PART NUMBER
Please refer to the table PACKAGING, see next page
For technical questions, contact: filmresistors.thickfilmchip@vishay.com
Document Number: 31043
Revision: 13-Oct-08
www.vishay.com
248
CRA04S
Thick Film Resistor Array
Vishay
PACKAGING
PACKAGING CODE
MODEL
TAPE WIDTH
DIAMETER
PITCH
PIECES/REEL
PAPER TAPE
PART NUMBER
180 mm/7"
CRA04S
8 mm
330 mm/13"
330 mm/13"
2 mm
2 mm
2 mm
10 000
20 000
50 000
TD
TC
PZ
PRODUCT DESCRIPTION
RT7
RT6
PZ
CIRCUIT
03 CIRCUIT
Rated Power in
%
120
100
80
60
40
20
4 pin
8
pin
0
- 55
- 25
0
25
50
Derating
75
70
100
125
155 175
Ambient Temperature in °C
DIMENSIONS
PIN
NO#
4
8
TOL.
DIMENSIONS
[in millimeters]
L
1.0
± 0.1
2.0
± 0.2
-
A
-
0.30
A
1
0.33
0.4
B
0.15
0.15
B*
0.25
0.25
P
NOM
0.65
0.50
-
T
0.35
0.45
± 0.1
W
1.0
1.0
± 0.15
± 0.15 ± 0.15 ± 0.10 ± 0.1
SOLDER PAD DIMENSIONS
[in millimeters]
c
WAVE
0.45
w
1.45
d
0.2
a
0.4
b
0.5
e
0.3
a
e
e
The dimensions shown are for a 8 pin part. For parts with
different pin numbers use the same pitch and add or
substract pads as required.
Document Number: 31043
Revision: 13-Oct-08
For technical questions, contact: filmresistors.thickfilmchip@vishay.com
www.vishay.com
249
CRA04S
Vishay
Thick Film Resistor Array
TEST PROCEDURES AND REQUIREMENTS
EN 60115-1
REQUIREMENTS
PERMISSIBLE CHANGE (ΔR/R)
(1)
CONDITIONS OF TEST
STABILITY
CLASS 1 OR BETTER
Stability for product types:
CRA04S
Resistance (4.5)
Temperature coefficient (4.8.4.2)
-
20/- 55/20 °C and
20/125/20 °C
U
= 2.5 × (P
70
x
R)
1/2
≤
2 x
U
max.
; 0.5 s
Aging 4 h at 155 °C, dryheat
solder bath method; 235 °C; 2 s
visual examination
Solder bath method;
(260 ± 5) °C; (10 ± 1) s
30 min at LCT = - 55 °C;
30 min at UCT = 125 °C; 5 cycles
(40 ± 2) °C; 56 days;
(93 ± 3) % RH
16 h at UCT = 125 °C; 1 cycle at 55 °C;
2 h at LCT = - 55 °C;
1 h/1 kPa at 15 °C to 35 °C;
5 cycles at 55 °C
U
= (P
70
x
R)
1/2
U
=
U
max.
; whichever is less severe
U
= (P
70
x
R)
1/2
U
=
U
max.
; whichever is less severe
1.5 h ON; 0.5 h OFF;
70 °C; 1000 h
Duration extended to 8000 h
UCT = 125 °C; 1000 h
±1%
± 100 ppm/K
± (0.25 %
R
+ 0.05
Ω)
± 2 %; ± 5 %
± 200 ppm/K
± (0.5 %
R
+ 0.05
Ω)
10
Ω
to 1 MΩ
STABILITY
CLASS 2 OR BETTER
10
Ω
to 1 MΩ
TEST
(clause)
Overload (4.13)
Solderability (4.17.5)
(2)
Good tinning (≥ 95 % covered)
no visible damage
± (0.25 %
R
+ 0.05
Ω)
± (0.25 %
R
+ 0.05
Ω)
± (1 %
R
+ 0.05
Ω)
± (0.5 %
R
+ 0.05
Ω)
± (0.5 %
R
+ 0.05
Ω)
± (2 %
R
+ 0.1
Ω)
Resistance to soldering heat (4.18.2)
Rapid change of temperature (4.19)
Damp heat, steady state (4.24)
Climatic sequence (4.23)
± (1 %
R
+ 0.05
Ω)
± (2 %
R
+ 0.1
Ω)
Endurance at 70 °C (4.25.1)
± (1 %
R
+ 0.05
Ω)
± (2 %
R
+ 0.1
Ω)
Extended endurance (4.25.1.8)
Endurance at upper category
temperature (4.25.3)
± (2 %
R
+ 0.1
Ω)
± (1 %
R
+ 0.05
Ω)
± (4 %
R
+ 0.1
Ω)
± (2 %
R
+ 0.1
Ω)
Notes
(1)
Figures are given for a single element
(2)
Solderability is specified for 2 years after production or requalification. Permitted storage time is 20 years
APPLICABLE SPECIFICATIONS
• EN 60115-1
• EN 140400
• EN 140401-802
• IEC 60068-2-X
• EIA 481
Generic Specification
Sectional Specification
Detail Specification
Variety of environmental test procedures
Packaging of SMD components
www.vishay.com
250
For technical questions, contact: filmresistors.thickfilmchip@vishay.com
Document Number: 31043
Revision: 13-Oct-08
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
