电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

700A100MW150XT

产品描述multilayer ceramic capacitors mlcc - smd/smt 150volts 10pf 20%
产品类别无源元件   
文件大小510KB,共7页
制造商All Sensors
下载文档 详细参数 全文预览

700A100MW150XT在线购买

供应商 器件名称 价格 最低购买 库存  
700A100MW150XT - - 点击查看 点击购买

700A100MW150XT概述

multilayer ceramic capacitors mlcc - smd/smt 150volts 10pf 20%

700A100MW150XT规格参数

参数名称属性值
ManufactureAmerican Technical Ceramics (ATC)
产品种类
Product Category
Multilayer Ceramic Capacitors MLCC - SMD/SMT
RoHSN
电容
Capacitance
10 pF
电压额定值
Voltage Rating
150 V
容差
Tolerance
20 %
温度系数/代码
Temperature Coefficient / Code
C0G (NP0)
Case Code - i0505
外壳代码 - mm
Case Code - mm
1414
工作温度范围
Operating Temperature Range
- 55 C to + 125 C
ProducGeneral Type MLCCs
Case Heigh1.45 mm
Case Length1.4 mm
Case Width1.4 mm

Class
C0G (NP0)
封装 / 箱体
Package / Case
0505 (1414 metric)
系列
Packaging
Reel
工厂包装数量
Factory Pack Quantity
500
端接类型
Termination Style
SMD/SMT
类型
Type
NP0 Porcelain and Ceramic Multilayer Capaci
电压额定值 DC
Voltage Rating DC
150 V

文档预览

下载PDF文档
ATC 700 A Series NPO
Porcelain and Ceramic
Multilayer Capacitors
• Case A Size
(.055" x .055")
• Low ESR/ESL
• Low Noise
• Extended WVDC
up to 250 VDC
ATC, the industry leader, offers new improved ESR/ESL performance
for the 700 A Series RF/Microwave Capacitors. The superior high
self- resonance and zero TCC characteristic of this Series provide ex-
cellent performance over a broad range of RF and microwave appli-
cations requiring minimum drift. High density porcelain and ceramic
constructions provide a rugged, hermetic package.
Typical functional applications: Bypass, Coupling, Tuning and DC
Blocking.
Typical circuit applications: Filters, Oscillators and Timing
• Capacitance Range
0.1 pF to 1000 pF
• Zero TCC
• High Self-Resonance
• Rugged Construction • Established Reliability (QPL)
ELECTRICAL AND MECHANICAL
SPECIFICATIONS
QUALITY FACTOR (Q):
Greater than 10,000 (0.1 pF to 100 pF) @ 1 MHz.
Greater than 2000 (110 pF to 1000 pF) @ 1 MHz.
TEMPERATURE COEFFICIENT OF CAPACITANCE (TCC):
0 ±30 PPM/°C (-55°C to +125°C)
INSULATION RESISTANCE (IR):
0.1 pF to 470 pF:
10
6
Megohms min. @ +25°C at rated WVDC.
10
5
Megohms min. @ +125°C at rated WVDC.
510 pF to 1000 pF:
10
5
Megohms min. @ +25°C at rated WVDC.
10
4
Megohms min. @ +125°C at rated WVDC.
ENVIRONMENTAL TESTS
ATC 700 A Series Capacitors are designed and manufactured to
meet and exceed the requirements of EIA-198, MIL-PRF-55681
and MIL-PRF-123.
WORKING VOLTAGE (WVDC):
See Capacitance Values Table, p 2.
DIELECTRIC WITHSTANDING VOLTAGE (DWV):
250% of rated WVDC for 5 secs.
RETRACE:
Less than ±(0.02% or 0.02 pF), whichever is greater.
AGING EFFECTS:
None
PIEZOELECTRIC EFFECTS:
None
(No capacitance variation with voltage or pressure).
THERMAL SHOCK:
MIL-STD-202, Method 107, Condition A.
MOISTURE RESISTANCE:
MIL-STD-202, Method 106.
CAPACITANCE DRIFT:
±(0.02% or 0.02 pF), whichever is greater.
OPERATING TEMPERATURE RANGE:
From -55°C to +125°C (No derating of working voltage).
LOW VOLTAGE HUMIDITY:
MIL-STD-202, Method 103, Condition A, with 1.5 Volts DC applied
while subjected to an environment of 85°C with 85% relative hu-
midity for 240 hours min.
TERMINATION STYLES:
Available in various surface mount
styles. See Mechanical Configurations, page 3.
LIFE TEST:
MIL-STD-202, Method 108, for 2000 hours, at 125°C.
200% WVDC applied.
TERMINAL STRENGTH:
Terminations for chips and pellets withstand
a pull of 5 lbs. min., 10 lbs. typical, for 5 seconds in direction perpendi-
cular to the termination surface of the capacitor.
ATC # 001-813 Rev. M, 9/12
芯片封装
各位大神大家好: 因为封装尺寸的要求,放不下6个uf级别电容,请问可以把6个电容封装成一个die吗?如有,请问哪个厂家有这种技术能力?谢谢! ...
luck19771978 ADI 工业技术
文件夹游览SHBrowseForFolder标题问题
大家好,最近我想写一个只游览文件夹的程序, 这个程序运行有WNCE5.0上, 主要代码如下, 但当他运行时,却发现弹出的对话框不仅有“游览文件夹”这个标题,而且也有“select folder"这个标 ......
chely 嵌入式系统
芯片不工作, 怎么区分是工艺的问题还是设计的问题?
芯片不工作, 怎样区分是工艺的问题还是设计的问题? ...
山之鹰 嵌入式系统
2015年2月版主芯币奖励公告
根据 EEWORLD版主规则及版主操作手册https://bbs.eeworld.com.cn/thread-370268-1-1.html2015年2月获得奖励版主名单如下:190016连续半年月版主管理积分不足60或未参与论坛管理的版主将取消其 ......
eric_wang 为我们提建议&公告
PCB基础知识(二)
零件封装技术 插入式封装技术( Through Hole Technology) 将零件安置在板子的一面,并将接脚焊在另一面上,这种技术称为「插入式( Through Hole Technology, THT)」封装。这种零件会需 ......
ohahaha PCB设计
FPGA设置IP核时,编译出错。。。
最近搞ucgui到FPGA上面,软IP做好了。加入到QUARTUSII中,编译的时候,出错。 我以前做到这步的时候是没有问题的,这次做的时候,用了一个ALT_PLL,50MHZ的时钟经倍频后,得到两个100MHZ的输 ......
shilaike FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 783  526  228  1966  823  50  48  42  5  4 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved