电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SLRC244800ADBBBS

产品描述Array/Network Resistor, Isolated, Thin Film, 0.1W, 4480ohm, 0.5% +/-Tol, -25,25ppm/Cel, 1010,
产品类别无源元件    电阻器   
文件大小233KB,共3页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

SLRC244800ADBBBS概述

Array/Network Resistor, Isolated, Thin Film, 0.1W, 4480ohm, 0.5% +/-Tol, -25,25ppm/Cel, 1010,

SLRC244800ADBBBS规格参数

参数名称属性值
是否Rohs认证不符合
Objectid721449239
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN代码EAR99
YTEOL7.2
构造Single Layer
JESD-609代码e0
网络类型Isolated
端子数量4
最高工作温度125 °C
最低工作温度-55 °C
封装高度0.38 mm
封装长度2.56 mm
封装形式SMT
封装宽度2.54 mm
额定功率耗散 (P)0.1 W
电阻4480 Ω
电阻器类型ARRAY/NETWORK RESISTOR
系列SLR
尺寸代码1010
技术THIN FILM
温度系数25 ppm/°C
端子面层Tin/Lead (Sn/Pb)
容差0.5%

SLRC244800ADBBBS文档预览

SLR
Vishay Electro-Films
Single Layer Resistor Carrier Networks
FEATURES
Standard sizes 0.100, 0.150, 0.210 wide
Custom sizes up to 0.500 inches x 0.500 inches
Pad count to 36
Product may not
be to scale
Mixed values to 500 kΩ
Multiple reference resistor groups
Ratio tolerance to ± 0.01 %
Ratio TCR’s to ± 1 ppm/°C
Nichrome resistor material standard. Tantalum nitride
available, consult factory
Custom pad spacing 0.025 inches or greater
SLR (Single Layer Resistor Carrier) networks are offered to provide the user with a leadless device that maximizes board density
while maintaining tight ratio tolerances and TCR tracking. Pads are provided top and bottom connected by edge castellations for
ease of visual solder joint inspection. Resistors can be covered with Vishay Electro-Films (EFI) proprietary thermal set plastic
for physical protection or left uncoated to facilitate user trimming.
SLR’s are provided with 0.050 inches standard contact spacing; however, 0.025 inches contact spacing is also available. The
standard contact metallization is gold flash over nickel plate. Solder coated contacts can be provided if preferred. Custom
configurations, values, and tolerance combinations are available with fast turnaround.
PRODUCT CAPABILITIES
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability (Mean)*
Ratio Resistor Stability (Mean)*
Package Power Dissipation
Temperature Range
10
Ω
to 500 kΩ
± 1 % to ± 0.05 %
± 0.1 % to ± 0.01 %
± 50 ppm/°C; available to ± 10 ppm/°C
± 5 ppm/°C; available to ± 1 ppm/°C
300 ppm/1000 hours at 125 °C (typical)
18 ppm/1000 hours at 125 °C (typical)
100 mW/Res at 70 °C, 50 mW/125 °C
0 °C to + 70 °C, - 40 °C to + 85 °C, - 55 °C to + 125 °C
The SLR construction allows for a wide selection of special sizes and shapes with rapid turnaround and low NRE costs. The holes
for the edge castellations are laser drilled into a multiple-up, large area substrates in-house prior to metallization. This permits
new configurations with only laser software and a mask set.
Custom parts can be provided with combinations of features listed:
1.
2.
3.
4.
5.
Any combination of resistor values between 100
Ω
and 100 kΩ in the standard sizes.
Custom resistor network patterns (no crossovers).
A wide variety of rectangular sizes and shapes with contact pads on two to four sides.
Pad center-to-center spacings from 0.025 inches (0.635 mm) and larger.
Uncoated to permit customer trimming.
PACKAGED
PRODUCTS
NETWORKS
Document Number: 61068
Revision: 09-Mar-07
For technical questions, contact: efi@vishay.com
www.vishay.com
131
SLR
Vishay Electro-Films
OUTLINE DRAWING
DIMENSIONS
in inches [millimeters]
C
B
Single Layer Resistor Carrier Networks
Centers
0.025
[0.64]
0.050
[1.28]
A
*
*
**
**
**
**
**
**
B
0.100
[2.54]
0.100
[2.54]
0.150
[3.84]
0.210
[5.37]
C
0.015
[0.38]
0.030
[0.76]
0.030
[0.76]
0.030
[0.76]
D
0.025
[0.64]
0.050
[1.28]
0.050
[1.28]
0.050
[1.28]
E
0.015
[0.38]
0.015
[0.38]
0.025
[0.64]
0.025
[0.64]
F
0.020
[0.51]
0.020
[0.51]
0.020
[0.51]
0.020
[0.51]
D
E
A
0.050
[1.28]
0.050
R
1
F
[1.28]
PIN 1
* 0.025 inches [0.64 mm] per resistor, 2 to 18 pads.
** 0.050 inches [1.28 mm] per resistor, 2 to 18 pads.
Resistor
Area
Single Layer 16 Pin Chip Carrier
Chip measures 0.300 inches x 0.300 inches.
Castellations are on 0.050 inches (1.27 mm) centers.
(Special Order)
Standard Pitch: Castellations are
on 0.050 inches (1.27 mm) centers
(0.025 inch pitch special order)
ORDERING INFORMATION
Example: SLRC-4-10000-1-B-F-D-C-G, 8 Lead 0.100 wide, with 4 Identical 100 kΩ Isolated Resistors, Absolute Tolerance: 0.1 %, Ratio
Tolerance: 0.1 %, Absolute TCR: 50 ppm/°C, Ratio TCR: 2 ppm/°C, Gold Termination
SLR
MODEL
C
WIDTH
4
10 000
1
B
NUMBER
RESISTANCE
VALUE
ABSOLUTE
OF
VALUE
MULTIPLIER TOLERANCE
RESISTORS
%
%
ALL SAME
VALUE
(5 Significant
Digits)
C
= 0.001
B
= 0.01
A
= 0.1
0
= 1.0
1
= 10.0
2
= 100.0
A
= 0.05
B
= 0.1
C
= 0.2
D
= 0.5
F
= 1.0
G
= 2.0
J
= 5.0
K
= 10.0
M
= 20.0
F
RATIO
TOLERANCE
D
C
G
ABSOLUTE TCR. RATIO TCR TERMINATION
PPM/°C
PPM/°C
C
= 100
N
= 150
M
= 210
PACKAGED
PRODUCTS
NETWORKS
(To R1)
A
= 0.005
B
= 0.010
C
= 0.025
D
= 0.050
F
= 0.100
H
= 0.250
J
= 0.500
K
= 1.000
X
= N/A
A
= 10
B
= 25
D
= 50
E
= 100
B
=1
C
=2
D
=3
F
=5
G
= 10
X
= N/A
G
= Ni/Gold
S
= Solder
Coated
NOTE:
Factory will covert order number into final part number.
For special value combinations and pin outs consult Application Engineer
www.vishay.com
132
For technical questions, contact: efi@vishay.com
Document Number: 61068
Revision: 09-Mar-07
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
mini2440之Linux进化图
虽然友善之臂为mini2440提供了比较完善的Linux-2.6.29内核,但Linux官方内核对mini2440的支持却有另一番发展景况。 从U-boot开始,到移植openmoko,以及加入Linux标准内核数,这里已经形成了基 ......
xyz.eeworld Linux开发
【与春天约会】之南开大学
与大家一起分享我们南开大学的春天! 希望大家喜欢! 谢谢 :) ...
runfa 聊聊、笑笑、闹闹
【求助】msp430的adc12转换的问题
我是个新手,刚学用msp430.用其中的adc12进行数据采集。我认为问题可能出现在其中 ADC12CTL0中的MSC位的使用。当用单通道连续采集模式不使用该位,时钟用4M的MCLK,采集的数据正确。当加上MSC ......
ufo2007 微控制器 MCU
WEBENCH设计指南
第 1 步:登录ti.com.cn,找到WEBENCH 设计界面,输入所需电气参数,点击“开始设计”进入设计页面。 198852 第 2 步:使用已注册用户及密码登录 TI WEBENCH设计页面。 120582 第 3 步 ......
EEWORLD社区 模拟与混合信号
sdram读写问题
在sdram读写试验中参考了特权同学的程序,其中在data_gen模块中: reg wr_done; //所有数据写入sdram完成标志位 always @(posedge clk or negedge rst_n) if(!rst_n) wr_done ...
ole007 FPGA/CPLD
【低功耗】 xilinx的PCB规范
针对 Spartan-3E FT256 BGA 封装的四层和六层高速 PCB 设计。...
dream_byxiaoyu FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1127  1858  1035  2888  1751  23  38  21  59  36 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved