NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web
site at www.ti.com/msc.
ABSOLUTE MAXIMUM RATINGS
(1)
Analog Inputs
Input Current ............................................................ 100mA, Momentary
Input Current .............................................................. 10mA, Continuous
Input Voltage ............................................. AGND – 0.3V to AV
DD
+ 0.3V
Power Supply
DV
DD
to DGND ...................................................................... –0.3V to 6V
AV
DD
to AGND ...................................................................... –0.3V to 6V
AGND to DGND .............................................................. –0.3V to +0.3V
V
REF
to AGND ....................................................... –0.3V to AV
DD
+ 0.3V
Digital Input Voltage to DGND .............................. –0.3V to DV
DD
+ 0.3V
Digital Output Voltage to DGND ........................... –0.3V to DV
DD
+ 0.3V
Maximum Junction Temperature ................................................ +150°C
Operating Temperature Range ...................................... –40°C to +85°C
Storage Temperature Range ....................................... –65°C to +150°C
Lead Temperature (soldering, 10s) ............................................ +235°C
Package Power Dissipation ................................ (T
J
Max - T
AMBIENT
)/
θ
JA
Output Current All Pins ................................................................ 200mA
Output Pin Short Circuit ..................................................................... 10s
Thermal Resistance, Junction-to-Ambient
(
θ
JA
) High K (2s2p) 50.9°C/W
Thermal Resistance, Junction-to-Ambient
(
θ
JA
) Low K (1s) .... 76.2°C/W
Thermal Resistance, Junction-to-Case (
θ
JC
) ........................... 12.5°C/W
Digital Outputs
Output Current ......................................................... 100mA, Continuous
I/O Source/Sink Current ............................................................... 100mA
Power Pin Maximum .................................................................... 300mA
NOTE: (1) Stresses beyond those listed under
Absolute Maximum Ratings
may
cause permanent damage to the device. Exposure to absolute-maximum-rated
conditions for extended periods may affect device reliability.
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Texas
Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper han-
dling and installation procedures can cause damage.
ESD damage can range from subtle performance degrada-
tion to complete device failure. Precision integrated circuits
may be more susceptible to damage because very small
parametric changes could cause the device not to meet its
published specifications.
MSC1212Yx FAMILY FEATURES
FEATURES
(1)
Flash Program Memory (Bytes)
Flash Data Memory (Bytes)
Internal Scratchpad RAM (Bytes)
Internal MOVX SRAM (Bytes)
Externally Accessible Memory (Bytes)
MSC1212Y2
(2)
Up to 4k
Up to 4k
256
1024
64k Program, 64k Data
MSC1212Y3
(2)
Up to 8k
Up to 8k
256
1024
64k Program, 64k Data
MSC1212Y4
(2)
Up to 16k
Up to 16k
256
1024
64k Program, 64k Data
MSC1212Y5
(2)
Up to 32k
Up to 32k
256
1024
64k Program, 64k Data
NOTES: (1) All peripheral features are the same on all devices; the flash memory size is the only difference. (2) The last digit of the part number (N) represents
the onboard flash size = (2
N
)kBytes.
2
MSC1212
www.ti.com
SBAS278A
ELECTRICAL CHARACTERISTICS: AV
DD
= 5V
All specifications from T
MIN
to T
MAX
, DV
DD
= +2.7V to 5.25V, f
MOD
= 15.625kHz, PGA = 1, Buffer ON, f
DATA
= 10Hz, Bipolar, and V
REF
≡
(REF IN+) – (REF IN–) = +2.5V,
unless otherwise noted. For V
DAC
, V
REF
= AV
DD
, R
LOAD
= 10kΩ, and C
LOAD
= 200pF, unless otherwise noted.
MSC1212Yx
PARAMETER
ANALOG INPUT
(AIN0-AIN7, AINCOM)
Analog Input Range
Full-Scale Input Voltage Range
Differential Input Impedance
Input Current
Bandwidth
Fast Settling Filter
Sinc
2
Filter
Sinc
3
Filter
Programmable Gain Amplifier
Input Capacitance
Input Leakage Current
Burnout Current Sources
ADC OFFSET DAC
Offset DAC Range
Offset DAC Monotonicity
Offset DAC Gain Error
Offset DAC Gain Error Drift
SYSTEM PERFORMANCE
Resolution
ENOB
Output Noise
No Missing Codes
Integral Nonlinearity
Offset Error
Offset Drift
(1)
Gain Error
(2)
Gain Error Drift
(1)
System Gain Calibration Range
System Offset Calibration Range
Common-Mode Rejection
CONDITION
Buffer OFF
Buffer ON
(In+) – (In–); See Figure 4
Buffer OFF
Buffer ON
–3dB
–3dB
–3dB
User-Selectable Gain Ranges
Buffer ON
Multiplexer Channel Off, T = +25°C
Sensor Input Open Circuit
MIN
AGND – 0.1
AGND + 50mV
7/PGA
0.5
0.469 • f
DATA
0.318 • f
DATA
0.262 • f
DATA
1
9
0.5
±2
±V
REF
/(2 • PGA)
8
±1.5
1
24
22
See Typical Characteristics
Sinc
3
Filter
End Point Fit, Differential Input
After Calibration
Before Calibration
After Calibration
Before Calibration
24
±0.0015
7.5
0.02
0.005
0.5
80
–50
100
120
50
115
130
120
120
100
100
88
AV
DD(2)
AV
DD
128
pF
pA
µA
V
Bits
% of Range
ppm/°C
Bits
Bits
Bits
%FSR
ppm of FS
ppm of FS/°C
%
ppm/°C
% of FS
% of FS
dB
dB
dB
dB
dB
dB
dB
V
V
dB
µA
µA
V
V
dB
mA
µA
ppm/°C
Ω
ms
mV
µV/°C
Bits
%
LSB
mV
% of FSR
% of FSR
µV/°C
ppm of FSR/°C
TYP
MAX
AV
DD
+ 0.1
AV
DD
– 1.5
±V
REF
/PGA
UNITS
V
V
V
MΩ
nA
Normal Mode Rejection
Power-Supply Rejection
VOLTAGE REFERENCE INPUTS
Reference Input Range
V
REF
V
REF
Common-Mode Rejection
Input Current
(4)
DAC Reference Current
ON-CHIP VOLTAGE REFERENCE
Output Voltage
Power-Supply Rejection Ratio
Short-Circuit Current Source
Short-Circuit Current Sink
Short-Circuit Duration
Drift
Output Impedance
Startup Time from Power ON
Temperature Sensor
Temperature Sensor Voltage
Temperature Sensor Coefficient
VOLTAGE DAC STATIC PERFORMANCE
(5)
Resolution
Relative Accuracy
Differential Nonlinearity
Zero Code Error
Full-Scale Error
Gain Error
Zero Code Error Drift
Gain Temperature Coefficient
At DC
f
CM
= 60Hz, f
DATA
= 10Hz
f
CM
= 50Hz, f
DATA
= 50Hz
f
CM
= 60Hz, f
DATA
= 60Hz
f
SIG
= 50Hz, f
DATA
= 50Hz
f
SIG
= 60Hz, f
DATA
= 60Hz
At DC, dB = –20log(∆V
OUT
/∆V
DD
)
(3)
REF IN+, REF IN–
V
REF
≡
(REF IN+) – (REF IN–)
At DC
V
REF
= 2.5V, ADC Only
For Each DAC, 5V Reference
VREFH = 1 at +25°C, PGA = 1, 2, 4, 8
VREFH = 0
0.0
0.3
2.5
110
10
25
2.5
1.25
65
8
50
Indefinite
5
3
8
115
375
2.495
2.505
Sink or Source
Sourcing 100µA
C
REFOUT
= 0.1µF
T = +25°C
16
±0.05
All 0s Loaded to DAC Register
All 1s Loaded to DAC Register
+13
0
0
±20
±5
±0.146
±1
+35
+1.25
–1.25
–1.25
MSC1212
SBAS278A
www.ti.com
3
ELECTRICAL CHARACTERISTICS: AV
DD
= 5V
(Cont.)
All specifications from T
MIN
to T
MAX
, DV
DD
= +2.7V to 5.25V, f
MOD
= 15.625kHz, PGA = 1, Buffer ON, f
DATA
= 10Hz, Bipolar, and V
REF
≡
(REF IN+) – (REF IN–) = +2.5V,
unless otherwise noted. For V
DAC
, V
REF
=
AV
DD
, R
LOAD
= 10kΩ, and C
LOAD
= 200pF, unless otherwise noted.
MSC1212Yx
PARAMETER
VOLTAGE DAC OUTPUT CHARACTERISTICS
(6)
Output Voltage Range
Output Voltage Settling Time
Slew Rate
DC Output Impedance
Short-Circuit Current
IDAC OUTPUT CHARACTERISTICS
Full-Scale Output Current
Maximum Short-Circuit Current Duration
Compliance Voltage
Relative Accuracy
Zero Code Error
Full-Scale Error
Gain Error
ANALOG POWER-SUPPLY REQUIREMENTS
Analog Power-Supply Voltage
Analog Current
I
ADC
+ I
VREF
ADC Current
I
ADC
CONDITION
MIN
TYP
MAX
UNITS
AGND
To
±0.003%
FSR, 0200
H
to FD00
H
8
1
7
20
25
Indefinite
AV
DD
– 1.5
0.185
0.5
–0.4
–0.6
4.75
<1
200
500
240
850
250
250
AV
DD
All 1s Loaded to DAC Register
Maximum V
REF
= 2.5V
V
µs
V/µs
Ω
mA
mA
V
of FSR
of FSR
of FSR
of FSR
V
nA
µA
µA
µA
µA
µA
µA
Over Full Range
%
%
%
%
5.25
VDAC Current
V
REF
Supply Current
I
VDAC
I
VREF
AV
DD
Analog OFF, PDAD = 1
PGA = 1, Buffer OFF
PGA = 128, Buffer OFF
PGA = 1, Buffer ON
PGA = 128, Buffer ON
Excluding Load Current External Reference
ADC ON, V
DAC
OFF
NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF IN+ of more than AV
DD
– 1.5V with buffer ON. To calibrate gain,
turn buffer off. (3)
∆V
OUT
is change in digital result. (4) 9pF switched capacitor at f
SAMP
clock frequency (see Figure 6). (5) Linearity calculated using a reduced code
range of 512 to 65024; output unloaded. (6) Ensured by design and characterization, not production tested.
ELECTRICAL CHARACTERISTICS: AV
DD
= 3V
All specifications from T
MIN
to T
MAX
, AV
DD
= +3V, DV
DD
= +2.7V to 5.25V, f
MOD
= 15.625kHz, PGA = 1, Buffer ON, f
DATA
= 10Hz, Bipolar, and V
REF
≡
(REF IN+) – (REF IN–) = +1.25V,
unless otherwise noted. For V
DAC
, V
REF
=
AV
DD
, R
LOAD
= 10kΩ, and C
LOAD
= 200pF, unless otherwise noted.
MSC1212Yx
PARAMETER
ANALOG INPUT
(AIN0-AIN7, AINCOM)
Analog Input Range
Full-Scale Input Voltage Range
Differential Input Impedance
Input Current
Bandwidth
Fast Settling Filter
Sinc
2
Filter
Sinc
3
Filter
Programmable Gain Amplifier
Input Capacitance
Input Leakage Current
Burnout Current Sources
ADC OFFSET DAC
Offset DAC Range
Offset DAC Monotonicity
Offset DAC Gain Error
Offset DAC Gain Error Drift
SYSTEM PERFORMANCE
Resolution
ENOB
Output Noise
No Missing Codes
Integral Nonlinearity
Offset Error
Offset Drift
(1)
Gain Error
(2)
Gain Error Drift
(1)
System Gain Calibration Range
System Offset Calibration Range
CONDITION
Buffer OFF
Buffer ON
(In+) – (In–); See Figure 4
Buffer OFF
Buffer ON
–3dB
–3dB
–3dB
User-Selectable Gain Ranges
Buffer On
Multiplexer Channel Off, T = +25°C
Sensor Input Open Circuit
MIN
AGND – 0.1
AGND + 50mV
7/PGA
0.5
0.469 • f
DATA
0.318 • f
DATA
0.262 • f
DATA
1
9
0.5
±2
±V
REF
/(2 • PGA)
8
±1.5
1
24
22
See Typical Characteristics
Sinc
3
Filter
End Point Fit, Differential Input
After Calibration
Before Calibration
After Calibration
Before Calibration
24
±0.0015
7.5
0.02
0.005
1.0
80
–50
120
50
128
pF
pA
µA
V
Bits
% of Range
ppm/°C
Bits
Bits
Bits
%FSR
ppm of FS
ppm of FS/°C
%
ppm/°C
% of FS
% of FS
TYP
MAX
AV
DD
+ 0.1
AV
DD
– 1.5
±V
REF
/PGA
UNITS
V
V
V
MΩ
nA
4
MSC1212
www.ti.com
SBAS278A
ELECTRICAL CHARACTERISTICS: AV
DD
= 3V
(Cont.)
All specifications from T
MIN
to T
MAX
, AV
DD
= +3V, DV
DD
= +2.7V to 5.25V, f
MOD
= 15.625kHz, PGA = 1, Buffer ON, f
DATA
= 10Hz, and Bipolar, V
REF
≡
(REF IN+) – (REF IN–) = +1.25V,
unless otherwise noted. For V
DAC
, V
REF
=
AV
DD
, R
LOAD
= 10kΩ, and C
LOAD
= 200pF, unless otherwise noted.
MSC1212Yx
PARAMETER
SYSTEM PERFORMANCE (Cont.)
Common-Mode Rejection
CONDITION
MIN
TYP
MAX
UNITS
Normal Mode Rejection
Power-Supply Rejection
VOLTAGE REFERENCE INPUTS
Reference Input Range
V
REF
V
REF
Common-Mode Rejection
Input Current
(4)
DAC Reference Current
ON-CHIP VOLTAGE REFERENCE
Output Voltage
Power-Supply Rejection Ratio
Short-Circuit Current Source
Short-Circuit Current Sink
Short-Circuit Duration
Drift
Output Impedance
Startup Time from Power ON
Temperature Sensor
Temperature Sensor Voltage
Temperature Sensor Coefficient
VOLTAGE DAC STATIC PERFORMANCE
(5)
Resolution
Relative Accuracy
Differential Nonlinearity
Zero Code Error
Full-Scale Error
Gain Error
Zero Code Error Drift
Gain Temperature Coefficient
VOLTAGE DAC OUTPUT CHARACTERISTICS
(6)
Output Voltage Range
Output Voltage Settling Time
Slew Rate
DC Output Impedance
Short-Circuit Current
IDAC OUTPUT CHARACTERISTICS
Full-Scale Output Current
Maximum Short-Circuit Current Duration
Compliance Voltage
Relative Accuracy
Zero Code Error
Full-Scale Error
Gain Error
ANALOG POWER-SUPPLY REQUIREMENTS
Analog Power-Supply Voltage
Analog Current
I
ADC
+ I
VREF
ADC Current
I
ADC
At DC
f
CM
= 60Hz, f
DATA
= 10Hz
f
CM
= 50Hz, f
DATA
= 50Hz
f
CM
= 60Hz, f
DATA
= 60Hz
f
SIG
= 50Hz, f
DATA
= 50Hz
f
SIG
= 60Hz, f
DATA
= 60Hz
At DC, dB = –20log(∆V
OUT
/∆V
DD
)
(3)
REF IN+, REF IN–
V
REF
≡
(REF IN+) – (REF IN–)
At DC
V
REF
= 1.25V, ADC Only
For each DAC, 3V Reference
VREFH = 0 at +25°C, PGA = 1, 2, 4, 8
100
115
130
120
120
100
100
85
AV
DD(2)
AV
DD
dB
dB
dB
dB
dB
dB
dB
V
V
dB
µA
µA
V
dB
mA
µA
ppm/°C
Ω
ms
mV
µV/°C
Bits
% of FSR
LSB
mV
% of FSR
% of FSR
µV/°C
ppm of FSR/°C
V
µs
V/µs
Ω
mA
mA
0.0
0.3
1.25
110
10
25
1.25
65
2.6
50
Indefinite
5
3
8
115
375
1.245
1.255
Sink or Source
Sourcing 100µA
C
REFOUT
= 0.1µF
T = +25°C
16
±0.05
Ensured Monotonic by Design
All 0s Loaded to DAC Register
All 1s Loaded to DAC Register
+13
0
0
±20
±5
±0.146
±1
+35
±1.25
–1.25
–1.25
AGND
To
±0.003%
FSR, 0200
H
to FD00
H
8
1
7
16
25
Indefinite
AV
DD
– 1.5
0.185
0.5
–0.4
–0.6
2.7
<1
200
500
240
850
250
250
AV
DD
All 1s Loaded to DAC Register
Maximum V
REF
= 2.5V
Over Full Range
%
%
%
%
3.6
of
of
of
of
FSR
FSR
FSR
FSR
VDAC Current
V
REF
Current
I
VDAC
I
VREF
AV
DD
Analog OFF, PDAD = 1
PGA = 1, Buffer OFF
PGA = 128, Buffer OFF
PGA = 1, Buffer ON
PGA = 128, Buffer ON
Excluding Load Current External Reference
V
nA
µA
µA
µA
µA
µA
µA
NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF IN+ of more than AV
DD
– 1.5V with buffer ON. To calibrate gain,
turn buffer off. (3)
∆V
OUT
is change in digital result. (4) 9pF switched capacitor at f
SAMP
clock frequency (see Figure 6). (5) Linearity calculated using a reduced code
range of 512 to 65024; output unloaded. (6) Ensured by design and characterization, not production tested.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
