电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9367AC-2E1-28E322.265625Y

产品描述LVDS Output Clock Oscillator, 322.265625MHz Nom, PQFV-6
产品类别无源元件    振荡器   
文件大小792KB,共16页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT9367AC-2E1-28E322.265625Y概述

LVDS Output Clock Oscillator, 322.265625MHz Nom, PQFV-6

SIT9367AC-2E1-28E322.265625Y规格参数

参数名称属性值
是否Rohs认证符合
Objectid145142111974
包装说明DILCC6,.2
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.88
其他特性ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
最长下降时间0.47 ns
频率调整-机械NO
频率稳定性20%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
标称工作频率322.265625 MHz
最高工作温度70 °C
最低工作温度-20 °C
振荡器类型LVDS
输出负载100 OHM
封装等效代码DILCC6,.2
物理尺寸7.0mm x 5.0mm x 0.9mm
最长上升时间0.47 ns
最大供电电压3.08 V
最小供电电压2.52 V
标称供电电压2.8 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Description
The
SiT9367
is a 220.000001 MHz to 725 MHz differential
MEMS XO engineered for low-jitter applications. Utilizing
SiTime’s unique DualMEMS
®
temperature sensing and
TurboCompensation
®
technology, the SiT9367 delivers
exceptional dynamic performance by providing resistance
to airflow, thermal gradients, shock and vibration. This
device also integrates multiple on-chip regulators to filter
power supply noise, eliminating the need for a dedicated
external LDO.
The SiT9367 can be factory programmed for any
combination of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
The wide frequency range and programmability makes
this device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
Features
Any frequency between 220.000001 MHz and 725 MHz,
accurate to 6 decimal places.
For HCSL output signaling, maximum frequency is
500 MHz.
Contact SiTime
for higher frequency options.
(For additional frequencies, refer to
SiT9366
and
SiT9365
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL output
signaling
0.1ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low ±10 ppm
Wide temperature range from -40°C to 105°C
Contact SiTime
for higher temperature range options
Industry-standard packages: 3.2 x 2.5 mm
2
, 7.0 x 5.0 mm
2
and 5.0 x 3.2 mm
2
package
Applications
100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
6
VDD
OUT-
OUT+
2
5
3
4
Figure 1. SiT9367 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 6
for Pin Descriptions)
Rev 1.71
15 July 2021
www.sitime.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2552  89  215  1004  498  52  2  5  21  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved