VT-860
Temperature Compensated Crystal Oscillator
VT-860
Description
Vectron’s VT-860 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, Clipped sine wave output, analog
temperature compensated oscillator, operating off a 3.3, 2.8, 2.5 or 1.8 volt supply in a hermetically sealed 2.0 x 1.6 mm ceramic
package.
Features
•
•
•
•
•
•
13.000 - 52.000MHz Output Frequency
±0.5ppm Temperature Stability over -40
°C to 85 °C
Optional Frequency Tuning
Fundamental Crystal Design
Gold over nickel contact pads
Hermetically Sealed 2.0 x 1.6mm Ceramic SMD package
•
•
•
•
•
•
Applications
GNSS Modules
LoRa Base Station
Wireless Connectivity
Point to Point Radio
Manpack Radio
Test and Measurement
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
V
DD
Crystal
Output
Analog
Temperature
Comp.
V
CONTROL
(Optional)
Gnd
Page1
Specifications
Table 1. Electrical Performance, Clipped Sine Wave Option
Parameter
Output Frequency
1
,
Ordering Option
Supply Voltage
3
,
Ordering Option
Supply Current
Operating Temperature,
Ordering Option
Stability Over T
OP4
,
Ordering Option
Frequency Tolerance
5
Power Supply Stability, ±5%
Load Stability, ±10%
Static Hysteresis
Aging / 1st year
Tuning Range
6
Tuning Slope
Control Voltage to reach Pull Range
1.8V Supply Voltage Option
2.5V, 2.8V, 3.0V and 3.3V Supply Voltage Option
Linearity
Control Voltage Impedance
Output Level High
Output Load
Start Up Time
Phase Noise, 26.00MHz
7
10Hz
100Hz
1kHz
10kHz
100kHz
Integrated Phase Jitter, 26.00MHz (12k-5MHz)
7
V
O
p-p
C
L
t
SU
Phase Noise
7
N
Symbol
f
O
V
DD
I
DD
T
OP
F
STAB
F
TOL
F
PWR
F
LOAD
HYS
F
AGE
Min.
13
Typ
+1.8, +2.5, +2.8, +3.0, +3.3
Max
52
2.3
Units
MHz
V
mA
°C
ppm
-10/70, -20/70, -30/80, -30/85, -40/85
±0.50, ±1.00,±1.50, ±2.00
±2.0
±0.1
±0.2
±0.6
±1.0
±5.0, ±8.0, ±10.0, ±12.0, ±15.0, ±20.0
Positive
Frequency Stability
ppm
ppm
ppm
ppm
ppm
ppm
Frequency Tuning (EFC),
Ordering Option
PR
V
C
0.3
0.5
500
0.9
1.5
1.5
2.5
10
V
V
%
Kohm
V
Lin
RF Output (Clipped Sine Wave),
Ordering Option
0.8
10k || 10pF
2
ms
dBc/Hz
-90
-112
-132
-145
-147
0.4
1.0
ps
J
1. Refer to Table 7 for Standard Frequencies. Other Frequencies are available on request. Check with factory.
2. Output DC-cut capacitor is optional.
3. The VT-860 power supply pin (Pin4) should be filtered using a by-pass capacitor of 0.1uF for optimal performance.
4. Referenced to the midpoint between minimum and maximum frequency value over Operating Temperature Range.
5. Frequency measured at 25 °C, 1 hour after 2 IR reflows.
6. Referenced to Mid Control Voltage
7. Measured at ambient temperature using Agilent E5052B Signal Source Analyzer.
Page2
Typical Phase Noise Performance (26MHz)
Package Outline Drawing & Pad Layout
V XXMXXX
YYM C4
V XXMXXX
YYM C4
Table 2. Pinout
Pin #
1
Dimensions in mm
2
3
4
Marking Information
V - Vectron
XXMXX - Frequency (Example: 26M000)
YY - Year of Manufacture
M - Month of the Year (A-Jan, B-Feb.....K-Nov, L-Dec)
C4 - Manufacturing Location
- Pin 1 Indicator
Page3
Symbol
Vc or NC
GND
OUT
V
DD
Function
TCXO Control Voltage or No Connect
Ground
RF Output
Supply Voltage
Note:
0.1uF capacitor is a by-pass power supply filter capacitor
placed between Pin4 (Vdd) and Ground for optimal
performance. Optional 1000pF DC cut capacitor can be
used in the output.
Maximum Ratings
S
Absolute Maximum Ratings and Handling Precautions
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other
excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended
periods may adversely affect device reliability.
Although ESD protection circuitry has been designed into the VT-860, proper precautions should be taken when handling and mounting,
VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.
ESD thresholds are dependent on the circuit parameters used to
define the model. Although no industry standard has been adopted for
the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.
Table 3. Maximum Ratings
Parameter
Storage Temperature
Supply Voltage
Control Voltage
Enable/Disable Voltage
ESD, Human Body Model
ESD, Charged Device Model
Symbol
T
STORE
V
DD
V
C
E/D
Rating
-55/125
-0.6/6
-0.6/V
DD
+0.6
-0.6/V
DD
+0.6
1500
1000
Unit
ºC
V
V
V
V
V
Reliability
Table 4. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Fine and Gross Leak
Resistance to Solvents
Moisture Sensitivity Level
Contact Pads
Condition
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 1010
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-883 Method 2015
MSL1
Gold over Nickel
IR Reflow
S
Suggested IR Profile
Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 5. Contact pads are
gold over nickel and lower maximum temperatures can also be used, such as 220°C.
Table 5. Reflow Profile
Parameter
PreHeat Time
Ts-min
Ts-max
Ramp Up
Time above 217C
Time to Peak Temperature
Time at 260C
Time at 240C
Ramp down
Symbol
t
s
Value
200 sec Max
150°C
200°C
3ºC/sec Max
150 sec Max
480 sec Max
30 sec Max
60 sec Max
6ºC/sec Max
R
UP
t
L
t
25C to peak
t
P
t
P2
R
DN
Page4
Tape & Reel
Table 6. Tape and Reel Information
Tape Dimensions (mm)
W
8
F
3.5
Do
1.5
Po
4
P1
4
A
180
B
2.0
Reel Dimensions (mm)
C
13
D
20.2
N
60
W1
9.0
W2
11.4
#/Reel
1000
Ordering Information
VT-860- E F W - 507A- xxMxxxxxxx
Product
TCXO
Package
2.0 x 1.6 Package
Voltage Options
E: +3.3
Vdc ± 5%
F: +3.0Vdc ± 5%
G: +2.8Vdc ± 5%
H: +2.5Vdc ± 5%
J: +1.8Vdc ± 5%
Output
F: Clipped Sine Wave
Temp Range
W: -10/70°C
J: -20/70°C
G: -30/80°C
H: -30/85°C
E: -40/85°C
Frequency in MHz
Tuning
0: Fixed, No tuning
A: ±5ppm
B: ±8ppm
C: ±10ppm
D: ±12ppm
E: ±15ppm
F: ±20ppm
Stability
507: ±0.5ppm
106: ±1.0ppm
156: ±1.5ppm
206: ±2.0ppm
*Note: not all combination of options are available.
Other specifications may be available upon request.
Example: VT-860-EFW-507A-26M0000000
*
Add
_SNPBDIP
for tin lead solder dip
Example: VT-860-EFW-507A- 26M000000_SNPBDIP
Page5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
