= Instantaneous forward voltage (pw = 300µs, D = 2%).
I
R
= Instantaneous reverse current.
t
rr
= Reverse recovery time (See Figure 9), summation of t
a
+ t
b
.
t
a
= Time to reach peak reverse current (See Figure 9).
t
b
= Time from peak I
RM
to projected zero crossing of I
RM
based on a straight line from peak I
RM
through 25% of I
RM
(See Figure 9).
Q
RR
= Reverse recovery charge.
C
J
= Junction Capacitance.
R
θJC
= Thermal resistance junction to case.
pw = Pulse width.
D = Duty cycle.
I
F
= 4A, dI
F
/dt = 200A/µs
I
F
= 4A, dI
F
/dt = 200A/µs
I
F
= 4A, dI
F
/dt = 200A/µs
V
R
= 10V, I
F
= 0A
(Per Leg) T
C
= 25
o
C, Unless Otherwise Specified
TEST CONDITION
MIN
-
-
-
-
-
-
-
-
-
-
-
TYP
-
-
-
-
-
-
40
28
335
15
-
MAX
2.1
1.9
100
500
70
90
-
-
-
-
3
UNITS
V
V
µA
µA
ns
ns
ns
ns
nC
pF
o
C/W
Typical Performance Curves
20
I
R
, REVERSE CURRENT (µA)
100
175
o
C
I
F
, FORWARD CURRENT (A)
10
10
100
o
C
1
175
o
C
25
o
C
100
o
C
0.1
1
0.01
25
o
C
0.5
0
0.5
1
1.5
2
2.5
3
0.001
0
200
400
600
800
1000
1200
V
R
, REVERSE VOLTAGE (V)
V
F
, FORWARD VOLTAGE (V)
FIGURE 1. FORWARD CURRENT vs FORWARD VOLTAGE
FIGURE 2. REVERSE CURRENT vs REVERSE VOLTAGE
2
RURP4120CC
Typical Performance Curves
75
T
C
= 25
o
C, dI
F
/dt = 200A/µs
t, RECOVERY TIMES (ns)
t, RECOVERY TIMES (ns)
60
trr
45
ta
80
trr
60
(Continued)
100
T
C
= 100
o
C, dI
F
/dt = 200A/µs
30
40
ta
tb
15
tb
20
0
0.5
1
I
F
, FORWARD CURRENT (A)
4
0
0.5
1
I
F
, FORWARD CURRENT (A)
4
FIGURE 3. t
rr
, t
a
AND t
b
CURVES vs FORWARD CURRENT
FIGURE 4. t
rr
, t
a
AND t
b
CURVES vs FORWARD CURRENT
I
F(AV)
, AVERAGE FORWARD CURRENT (A)
125
T
C
= 175
o
C, dI
F
/dt = 200A/µs
t, RECOVERY TIMES (ns)
100
5
4
DC
3
SQ. WAVE
2
t
rr
75
50
t
a
t
b
25
1
0
0.5
1
I
F
, FORWARD CURRENT (A)
4
0
125
135
145
155
165
175
T
C
, CASE TEMPERATURE (
o
C)
FIGURE 5. t
rr
, t
a
AND t
b
CURVES vs FORWARD CURRENT
FIGURE 6. CURRENT DERATING CURVE
75
C
J
, JUNCTION CAPACITANCE (pF)
60
45
30
15
0
0
50
100
150
200
V
R
, REVERSE VOLTAGE (V)
FIGURE 7. JUNCTION CAPACITANCE vs REVERSE VOLTAGE
3
RURP4120CC
Test Circuits and Waveforms
V
GE
AMPLITUDE AND
R
G
CONTROL dI
F
/dt
t
1 AND
t
2
CONTROL I
F
L
DUT
R
G
V
GE
t
1
t
2
CURRENT
SENSE
+
V
DD
0
I
F
dI
F
dt
ta
trr
tb
IGBT
-
0.25 I
RM
I
RM
FIGURE 8. t
rr
TEST CIRCUIT
I = 1A
L = 20mH
R < 0.1Ω
E
AVL
= 1/2LI
2
[V
R(AVL)
/(V
R(AVL)
- V
DD
)]
Q
1
= IGBT (BV
CES
> DUT V
R(AVL)
)
L
CURRENT
SENSE
Q
1
V
DD
DUT
R
+
V
DD
I V
FIGURE 9. t
rr
WAVEFORMS AND DEFINITIONS
V
AVL
I
L
I
L
-
t
0
t
1
t
2
t
FIGURE 10. AVALANCHE ENERGY TEST CIRCUIT
FIGURE 11. AVALANCHE CURRENT AND VOLTAGE
WAVEFORMS
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
