电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

XOSM-532CTFHNA4M

产品描述XO, Clock, CRYSTAL OSCILLATOR, CLOCK, HCMOS OUTPUT
产品类别无源元件    振荡器   
文件大小68KB,共3页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

XOSM-532CTFHNA4M概述

XO, Clock, CRYSTAL OSCILLATOR, CLOCK, HCMOS OUTPUT

XOSM-532CTFHNA4M规格参数

参数名称属性值
Objectid1220781428
Reach Compliance Codeunknown
制造商序列号XOSM-532
振荡器类型HCMOS

文档预览

下载PDF文档
XOSM-532
Vishay Dale
Surface Mount Oscillator
FEATURES
Size: 5.0 x 3.2 x 1.3 (mm)
Miniature package
Tri-state enable/disable
HCMOS compatible
Tape and reel
I
R
re-flow
2.5 V input voltage
Compliant to RoHS Directive 2002/95/EC
Halogen-free according to IEC 61249-2-21 definition
The XOSM-532 series is an ultra miniature package clock
oscillator with dimensions 5.0 mm x 3.2 mm x 1.3 mm. It is
mainly used in portable PC and telecommunication devices
and equipment.
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Frequency range
Frequency stability
(1)
Operating temperature range
Storage temperature range
Power supply voltage
Aging (first year)
T
OPR
T
STG
V
DD
SYMBOL
F
O
CONDITION
-
all conditions
-
-
-
25 ºC ± 3 ºC
1.544 MHz to 9.999 MHz
Supply current
I
DD
10.000 MHz to 34.999 MHz
35.000 MHz to 49.999 MHz
50.000 MHz to 100.000 MHz
Output symmetry
Rise time
Fall time
Output voltage
Output load
Start-up time
Pin 1, tri-state function
Sym
t
r
t
f
V
OH
V
OL
HCMOS load
t
s
at
1
/
2
VALUE
1.544 MHz to 100.000 MHz
± 25 ppm, ± 50 ppm, ± 100 ppm
0 ºC to 70 ºC
- 40 ºC to + 85 ºC (option)
- 55 ºC to + 125 ºC
2.5 V ± 10 %
± 5 ppm
7 mA max.
8 mA max.
20 mA max.
30 mA max.
40 %/60 % (45 %/55 % option)
6 ns max.
6 ns max.
90 % V
DD
min.
10 % V
DD
max.
30 pF max. (15 pF typ.)
10 ms max.
pin 1 = H or open (output active at pin 3)
pin 1 = L (high impedance at pin 3)
V
DD
10 % V
DD
to 90 % V
DD
90 % V
DD
to 10 % V
DD
-
-
-
-
-
Note
(1)
Include: 25 °C tolerance, operating temperature range, input voltage change, aging, load change, shock vibration
DIMENSIONS
in inches [millimeters]
0.047 ± 0.003
[1.20 ± 0.1]
0.197 ± 0.008
[5.0 ± 0.2]
0.047
[1.2]
#4
#1
PIN
#1
#2
#3
#4
CONNECTION
TRI-STATE/NC
GND
OUTPUT
V
DD
0.1 ± 0.003
[2.54 ± 0.1]
0.1
[2.54]
0.055
[1.4]
#3
0.130 ± 0.008
[3.3 ± 0.2]
#2
0.087
[2.2]
0.051 [1.3]
max.
0.047
[1.2]
Note
• A 0.01 μF bypass capacitor should be placed between V
DD
(pin 4) and GND (pin 2) to minimize power supply line noise
Document Number: 35058
Revision: 08-Mar-11
For technical questions, contact:
frequency@vishay.com
www.vishay.com
43

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2051  2207  326  2068  453  42  45  7  10  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved