VT-841
Temperature Compensated Crystal Oscillator
VT-841
Description
Vectron’s VT-841 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, clipped sine wave output, analog
temperature compensated oscillator, operating off a 1.8, 2.5, 2.8, 3.0, 3.3 volt supply in a hermetically sealed 2.5x2.0mm 4-pad
ceramic package.
Features
•
•
•
•
•
•
Output Frequencies to 52MHz
±0.5ppm Temperature Stability
Fundamental Crystal Design
Optional VCXO Function Available
Gold over nickel contact pads
Hermetically Sealed Ceramic SMD package
•
•
•
•
•
•
Applications
Wireless Communications
Global Positioning Systems
Base Stations
Point to Point Radio
Broadband Access
Test Equipments
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
V
DD
Crystal
Output
Analog
Temperature
Comp.
NC or V
CONTROL
GND
Page1
Specifications
Table 1. Electrical Performance
Parameter
Output Frequency
1
,
Ordering Option
Supply Voltage
2
, Ordering Option
Supply Current
10.000MHz to 26.000MHz
26.001MHz to 52.000MHz
Operating Temperature,
Ordering Option
Stability Over T
OP3
,
Ordering Option
Initial Accuracy
4
Power Supply Stability, ±5% change
Load Stability
Aging
Symbol
f
O
V
DD
I
DD
T
OP
Min.
10.000
Typ
1.8, 2.5, 2.8, 3.0, 3.3
Max
52.000
Units
MHz
V
2.0
2.5
0/55, -20/70, -30/85, -40/85
mA
°C
Frequency Stability
F
STAB
±0.5, ±1.0, ±1.5, ±2.0, ±2.5
±1.0
±0.2
±0.2
±1.0
ppm
ppm
ppm
ppm
ppm/yr
ppm
Frequency Tuning (EFC),
Ordering Option
Tuning Range
5
Tuning Slope
Control Voltage to reach Pull Range
1.8V Supply Voltage Option
2.5V, 2.8V, 3.0V, 3.3V Supply Voltage Option
Control Voltage Impedance
Output Level
Output Load
Start Up Time
V
O
p/p
V
C
0.3
0.5
500
PR
±5.0, ±8.0, ±10.0, ±12.0
Positive
0.9
1.5
1.5
2.5
V
KOhm
V
10K II 10pF
2
ms
dBc/Hz
-91
-115
-135
-148
RF Output (Clipped Sine Wave),
Ordering Option
0.8
Phase Noise
6
Phase Noise, 19.2MHz
10Hz
100Hz
1kHz
10kHz
1. Refer to Table for Standard Frequencies. Other frequencies are available on request. Check with factory.
2. The VT-841 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor
3. Referenced to the mid point between minimum and maximum frequency value over T
OP
4. Initial Accuracy is before IR reflow. Allow an additional 1ppm shift through 2 reflows and 24 hours.
5. Referenced to Mid Control Voltage.
6. Measured at ambient temperature using Agilent E5052B Signal Source Analyzer.
Page2
Outline Drawing
Recommended Pad Layout
Frequency
Date Code
Frequency
Date Code
Table 2. Pinout
Pin #
Dimensions in mm
1
2
3
4
Function
TCXO Control Voltage or No Connect
Electrical and case ground
Output Frequency
Supply Voltage
VCXO Function
VCXO Feature:
The VT-841 can be ordered with a VCXO function for applications were it will be used in a PLL, or the output frequency
needs fine tune or calibration adjustments. This is a high impedance input , 500kOhm, and can be driven with an op-amp or terminated
with adjustable resistors etc.
Pin 1 should not be left floating on the VCXO optional device.
In Applications where the VT-841 output frequency do not need fine tune adjustments, Pin 1 can be grounded or left open as a “No
Connect”. It should not be set to a voltage such as an RF signal or power supply voltage.
Maximum Ratings
S
Absolute Maximum Ratings and Handling Precautions
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other
excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended
periods may adversely affect device reliability.
Although ESD protection circuitry has been designed into the VT-841, proper precautions should be taken when handling and mounting,
VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.
ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for
the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.
Table 3. Maximum Ratings
Parameter
Storage Temperature
Supply Voltage
Control Voltage
ESD, Human Body Model
ESD, Charged Device Model
Page3
Symbol
T
STORE
V
DD
V
C
HBM
CDM
Rating
-55/125
-0.6 to 6.0
0/V
DD
1500
1000
Unit
ºC
V
V
V
V
Table 4. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Fine and Gross Leak
Resistance to Solvents
Moisture Sensitivity Level
Contact Pads
Condition
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 1010
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-883 Method 2015
MSL1
Gold over Nickel
IR Reflow
S
Suggested IR Profile
Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 5. Contact pads are
gold over nickel and lower maximum temperatures can also be used, such as 220C.
Table 5. Reflow Profile
Parameter
PreHeat Time
Ts-min
Ts-max
Ramp Up
Time above 217C
Time to Peak Temperature
Time at 260C
Time at 240C
Ramp down
Symbol
t
s
Value
200 sec Max
150°C
200°C
3ºC/sec Max
150 sec Max
480 sec Max
30 sec Max
60 sec Max
6ºC/sec Max
R
UP
t
L
t
25C to peak
t
P
t
P2
R
DN
Tape & Reel
Table 6. Tape and Reel Information
Tape Dimensions (mm)
W
8.0
F
3.5
Do
1.5
Po
4.0
P1
4.0
A
180
B
2.0
Reel Dimensions (mm)
C
13.0
D
21.0
N
60.0
W1
9.0
W2
11.4
#/Reel
1000
The
Reliability
Page4
Ordering Information
Table 7. Standard Frequencies (MHz)
10.000
30.000
12.8000
32.000
16.368
38.400
16.369
40.000
16.384
45.000
19.200
50.000
20.000
52.000
24.000
25.000
26.000
S
Note: Other Frequencies are available on request.
VT-841- E F J - 5070- xxMxxxxxxx
Product
TCXO
Package
2.0x2.5 Ceramic 4-pads
Voltage Options
E: +3.3 Vdc ±10%
F: +3.0 Vdc ±10%
G: +2.8 Vdc ±10%
H: +2.5 Vdc ±10%
J: +1.8 Vdc ±10%
Output
F: Clipped Sine Wave
Frequency in MHz
Tuning
0: Fixed, No tuning
A: ±5ppm
B: ±8ppm
C: ±10ppm
D: ±12ppm
Stability
507: ±0.5ppm
106: ±1.0ppm
156: ±1.5ppm
206: ±2.0ppm
256: ±2.5ppm
*Note: not all combination of options are available.
Other specifications may be available upon request.
Temp Range
R: 0/55°C
J: -20/70°C
H: -30/85°C
E: -40/85°C
Example: VT-841-EFJ-5070-26M0000000
*
Add
_SNPBDIP
for tin lead solder dip
Example: VT-841-EFJ5070-26M0000000_SNPBDIP
Table 8. Capability Chart
±
0.5ppm
0/55°C
-20/70°C
-30/85°C
-40/85°C
±
1.0ppm
±
1.5ppm
±
2.0ppm
±
2.5ppm
= Can be provided.
= Under development. Please consult with factory.
Page5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
