电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VJ1812A821FBBAR

产品描述CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.00082 uF, SURFACE MOUNT, 1812, CHIP, HALOGEN FREE AND ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小157KB,共15页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准  
下载文档 详细参数 全文预览

VJ1812A821FBBAR概述

CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.00082 uF, SURFACE MOUNT, 1812, CHIP, HALOGEN FREE AND ROHS COMPLIANT

VJ1812A821FBBAR规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Objectid2007210114
包装说明, 1812
Reach Compliance Codecompliant
Country Of OriginIsrael
ECCN代码EAR99
YTEOL7.2
电容0.00082 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度2.18 mm
JESD-609代码e3
长度4.65 mm
安装特点SURFACE MOUNT
多层Yes
负容差1%
端子数量2
最高工作温度150 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
封装形式SMT
包装方法TR, EMBOSSED PLASTIC, 11.25/13 INCH
正容差1%
额定(直流)电压(URdc)100 V
尺寸代码1812
表面贴装YES
温度特性代码C0G
温度系数30ppm/Cel ppm/°C
端子面层MATTE TIN OVER NICKEL
端子形状WRAPAROUND
宽度3.2 mm

文档预览

下载PDF文档
VJ Commercial Series
www.vishay.com
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for Commercial Applications
FEATURES
• C0G (NP0) and X7R dielectrics offered
• C0G (NP0) is an ultra-stable dielectric offering a
very low Temperature Coefficient of Capacitance
(TCC)
• C0G (NP0) offers low dissipation
• Excellent aging characteristics
• Ideal for decoupling and filtering (X7R)
• Ideal for surge suppression and high voltage
Available
applications
• Wide range of case sizes, voltage ratings and capacitance
values
• Wet build process
• Reliable Noble Metal Electrode (NME) system
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
APPLICATIONS
Timing and tuning circuits
Sensor and scanner applications
Decoupling and filtering
Surge suppression
ELECTRICAL SPECIFICATIONS
C0G (NP0) DIELECTRIC
GENERAL SPECIFICATION
Note
Electrical characteristics at +25 °C unless otherwise specified
X7R DIELECTRIC
GENERAL SPECIFICATION
Note
Electrical characteristics at +25 °C unless otherwise specified
Operating Temperature:
-55 °C to +150 °C
(above +125 °C changed characteristics)
Capacitance Range:
1 pF to 56 nF
Voltage Range:
25 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
0 ppm/°C ± 30 ppm/°C from -55 °C to +125 °C
Dissipation Factor (DF):
0.1 % maximum at 1.0 V
RMS
and
1 MHz for values
1000 pF
0.1 % maximum at 1.0 V
RMS
and
1 kHz for values > 1000 pF
Insulating Resistance:
at +25 °C 100 000 MΩ min. or 1000
ΩF
whichever is less
at +125 °C 10 000 MΩ min. or 100
ΩF
whichever is less
Aging Rate:
0 % maximum per decade
Dielectric Strength Test:
performed per method 103 of EIA 198-2-E.
Applied test voltages
250 % of rated voltage
200 V
DC
-rated:
500 V
DC
-rated:
200 % of rated voltage
630 V
DC
,1000 V
DC
-rated:
150 % of rated voltage
Operating Temperature:
-55 °C to +150 °C
(above +125 °C changed characteristics)
Capacitance Range:
120 pF to 6.8 μF
Voltage Range:
16 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
± 15 % from -55 °C to +125 °C, with 0 V
DC
applied
Dissipation Factor (DF):
16 V / 25 V ratings: 3.5 % maximum at 1.0 V
RMS
and 1 kHz
> 25 V ratings: 2.5 % maximum at 1.0 V
RMS
and 1 kHz
Insulating Resistance:
at +25 °C 100 000 MΩ min. or 1000
ΩF
whichever is less
at +125 °C 10 000 MΩ min. or 100
ΩF
whichever is less
Aging Rate:
1 % maximum per decade
Dielectric Strength Test:
performed per method 103 of EIA 198-2-E.
Applied test voltages
250 V
DC
-rated:
250 % of rated voltage
500 V
DC
-rated:
min. 150 % of rated voltage
630 V
DC
, 1000 V
DC
-rated: min. 120 % of rated voltage
Revision: 25-Mar-2022
Document Number: 45199
1
For technical questions, contact:
mlcc@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PCB板线宽与线间距怎么规定
画PCB板的时候导线的宽度与电流有个什么样的关系?导线的间距与电压有个什么关系。有谁有这方面的资料吗?...
HUI535233725 PCB设计
临近春节假期,论坛又悄悄上线了一个新功能(或者说新页面?)看看谁先发现
重点都在标题里~快来回帖看看谁发现了?? ...
okhxyyo 聊聊、笑笑、闹闹
为何无线网卡不能得到所有的数据?
就是DDK带的那个ndisprot的例子,我绑定一个有线网卡,在2台机器上都安装ndisprot驱动.一个发送,一个接收,(有线对有线)一切都OK.我发送的是自己填充的包,1024bytes的. 但是如果我绑定到无线网卡上 ......
moto_jfx 嵌入式系统
FPGA实现滑动平均滤波算法和LZW压缩算法.pdf
FPGA实现滑动平均滤波算法和LZW压缩算法.pdf ...
zxopenljx FPGA/CPLD
几种常用的防反接保护电路
本帖最后由 灞波儿奔 于 2020-4-24 20:38 编辑 1,通常情况下直流电源输入防反接保护电路是利用二极管的单向导电性来实现防反接保护。如下图1示: 这种接法简单可靠,但当输入大电流的情 ......
灞波儿奔 模拟与混合信号
编译时提示如下错误,这是什么错误啊?谢谢了
在编译verilog程序是,出现下面的错误,这是什么错误啊???谢谢了 我的工程项目是放在英文目录下的。...
江汉大学南瓜 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 93  600  1648  1281  2898  2  13  34  26  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved