19-2724; Rev 1; 3/09
250ksps, +3V, 8-/4-Channel, 10-Bit ADCs
with +2.5V Reference and Parallel Interface
General Description
The MAX1061/MAX1063 low-power, 10-bit analog-to-
digital converters (ADCs) feature a successive-approxi-
mation ADC, automatic power-down, fast wake-up
(2µs), an on-chip clock, +2.5V internal reference, and a
high-speed, byte-wide parallel interface. They operate
with a single +3V analog supply and feature a V
LOGIC
pin that allows them to interface directly with a +1.8V to
+3.6V digital supply.
Power consumption is only 5.7mW (V
DD
= V
LOGIC
) at
the maximum sampling rate of 250ksps. Two software-
selectable power-down modes enable the MAX1061/
MAX1063 to be shut down between conversions;
accessing the parallel interface returns them to normal
operation. Powering down between conversions can
cut supply current to under 10µA at reduced sampling
rates.
Both devices offer software-configurable analog inputs
for unipolar/bipolar and single-ended/pseudo-differen-
tial operation. In single-ended mode, the MAX1061 has
eight input channels and the MAX1063 has four input
channels (four and two input channels, respectively,
when in pseudo-differential mode).
Excellent dynamic performance and low power, com-
bined with ease of use and small package size, make
these converters ideal for battery-powered and data-
acquisition applications or for other circuits with demand-
ing power consumption and space requirements.
The MAX1061 is available in a 28-pin QSOP package,
while the MAX1063 is available in a 24-pin QSOP. For
pin-compatible +5V, 10-bit versions, refer to the
MAX1060/MAX1064 data sheet.
♦
10-Bit Resolution, ±0.5 LSB Linearity
♦
+3V Single-Supply Operation
♦
User-Adjustable Logic Level (+1.8V to +3.6V)
♦
Internal +2.5V Reference
♦
Software-Configurable, Analog Input Multiplexer
8-Channel Single Ended/
4-Channel Pseudo-Differential (MAX1061)
4-Channel Single Ended/
2-Channel Pseudo-Differential (MAX1063)
♦
Software-Configurable, Unipolar/Bipolar Inputs
♦
Low Power
1.9mA (250ksps)
1.0mA (100ksps)
400µA (10ksps)
2µA (Shutdown)
♦
Internal 3MHz Full-Power Bandwidth Track/Hold
♦
Byte-Wide Parallel (8 + 2) Interface
♦
Small Footprint: 28-Pin QSOP (MAX1061)
24-Pin QSOP (MAX1063)
Features
MAX1061/MAX1063
Pin Configurations
TOP VIEW
HBEN 1
D7 2
D6 3
24 V
LOGIC
23 V
DD
22 REF
21 REFADJ
20 GND
Applications
Industrial Control Systems
Energy Management
Data-Acquisition Systems
Data Logging
Patient Monitoring
D5 4
D4 5
D3 6
MAX1063
19 COM
18 CH0
17 CH1
16 CH2
15 CH3
14 CS
13 CLK
Touch Screens
D2 7
D1/D9 8
D0/D8 9
INT 10
RD 11
WR 12
Ordering Information
PART
MAX1061ACEI+
MAX1061BCEI+
TEMP RANGE
0°C to +70°C
0°C to +70°C
PIN-PACKAGE
28 QSOP
28 QSOP
28 QSOP
28 QSOP
INL
(LSB)
±0.5
±1
±0.5
±1
MAX1061AEEI+ -40°C to +85°C
MAX1061BEEI+ -40°C to +85°C
+Denotes
a lead(Pb)-free/RoHS-compliant package.
QSOP
Ordering Information continued at end of data sheet.
Pin Configurations continued at end of data sheet.
Typical Operating Circuits appear at end of data sheet.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
250ksps, +3V, 8-/4-Channel, 10-Bit ADCs
with +2.5V Reference and Parallel Interface
MAX1061/MAX1063
ABSOLUTE MAXIMUM RATINGS
V
DD
to GND ..............................................................-0.3V to +6V
V
LOGIC
to GND.........................................................-0.3V to +6V
CH0–CH7, COM to GND ............................-0.3V to (V
DD
+ 0.3V)
REF, REFADJ to GND ................................-0.3V to (V
DD
+ 0.3V)
Digital Inputs to GND ...............................................-0.3V to +6V
Digital Outputs (D0–D9,
INT)
to GND.....-0.3V to (V
LOGIC
+ 0.3V)
Continuous Power Dissipation (T
A
= +70°C)
24-Pin QSOP (derate 9.5mW/°C above +70°C) ..........762mW
28-Pin QSOP (derate 8.0mW/°C above +70°C) ..........667mW
Operating Temperature Ranges
MAX1061_C_ _/MAX1063_C_ _ ..........................0°C to +70°C
MAX1061_E_ _/MAX1063_E_ _ .......................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
DD
= V
LOGIC
= +2.7V to +3.6V, COM = GND, REFADJ = V
DD
, V
REF
= +2.5V, 4.7µF capacitor at REF pin, f
CLK
= 4.8MHz (50% duty
cycle), T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
DC ACCURACY
(Note 1)
Resolution
Relative Accuracy (Note 2)
Differential Nonlinearity
Offset Error
Gain Error
Gain Temperature Coefficient
Channel-to-Channel Offset
Matching
Signal-to-Noise Plus Distortion
Total Harmonic Distortion
(Including 5th-Order Harmonic)
Spurious-Free Dynamic Range
Intermodulation Distortion
Channel-to-Channel Crosstalk
Full-Linear Bandwidth
Full-Power Bandwidth
CONVERSION RATE
External clock mode
Conversion Time (Note 5)
Track/Hold Acquisition Time
Aperture Delay
Aperture Jitter
External Clock Frequency
Duty Cycle
2
f
CLK
t
CONV
t
ACQ
External acquisition or external clock mode
External acquisition or external clock mode
Internal acquisition/internal clock mode
0.1
30
50
<50
<200
4.8
70
External acquisition/internal clock mode
Internal acquisition/internal clock mode
3.3
2.5
3.2
3.0
3.6
3.5
4.1
625
ns
ns
ps
MHz
%
µs
SINAD
THD
SFDR
IMD
f
IN1
= 49kHz, f
IN2
= 52kHz
f
IN
= 125kHz, V
IN
= 2.5V
P-P
(Note 4)
SINAD > 56dB
-3dB rolloff
(Note 3)
±2.0
±0.1
RES
INL
DNL
MAX106_A
MAX106_B
No missing codes over temperature
10
±0.5
±1
±1
±2
±2
Bits
LSB
LSB
LSB
LSB
ppm/°C
LSB
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DYNAMIC SPECIFICATIONS
(f
IN(sine wave)
= 50kHz, V
IN
= 2.5V
P-P
, 250ksps, external f
CLK
= 4.8MHz, bipolar input mode)
60
-72
72
76
-78
250
3
dB
dB
dB
dB
dB
kHz
MHz
_______________________________________________________________________________________
250ksps, +3V, 8-/4-Channel, 10-Bit ADCs
with +2.5V Reference and Parallel Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= V
LOGIC
= +2.7V to +3.6V, COM = GND, REFADJ = V
DD
, V
REF
= +2.5V, 4.7µF capacitor at REF pin, f
CLK
= 4.8MHz (50% duty
cycle), T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
ANALOG INPUTS
Analog Input Voltage Range
Single Ended and Differential
(Note 6)
Multiplexer Leakage Current
Input Capacitance
INTERNAL REFERENCE
REF Output Voltage
REF Short-Circuit Current
REF Temperature Coefficient
REFADJ Input Range
REFADJ High Threshold
Load Regulation
Capacitive Bypass at REFADJ
Capacitive Bypass at REF
EXTERNAL REFERENCE AT REF
REF Input Voltage Range
REF Input Current
DIGITAL INPUTS AND OUTPUTS
Input High Voltage
Input Low Voltage
Input Hysteresis
Input Leakage Current
Input Capacitance
Output Low Voltage
Output High Voltage
Tri-State Leakage Current
Tri-State Output Capacitance
V
IH
V
IL
V
HYS
I
IN
C
IN
V
OL
V
OH
I
LEAKAGE
C
OUT
I
SINK
= 1.6mA
I
SOURCE
= 1mA
CS
= V
DD
CS
= V
DD
V
LOGIC
- 0.5
±0.1
15
±1
V
IN
= 0 or V
DD
V
LOGIC
= 2.7V
V
LOGIC
= 1.8V
V
LOGIC
= 2.7V
V
LOGIC
= 1.8V
200
±0.1
15
0.4
±1
2.0
1.5
0.8
0.5
V
V
mV
µA
pF
V
V
µA
pF
V
REF
I
REF
V
REF
= 2.5V, f
SAMPLE
= 250ksps
Shutdown mode
1.0
200
V
DD
+
50mV
300
2
V
µA
4.7
TC
REF
T
A
= 0°C to +70°C
For small adjustments
To power down the internal reference
0 to 0.5mA output load (Note 7)
V
DD
- 1.0
0.2
0.01
1
10
2.49
2.5
15
±20
±100
2.51
V
mA
ppm/°C
mV
V
mV/mA
µF
µF
C
IN
V
IN
Unipolar, V
COM
= 0
Bipolar, V
COM
= V
REF
/ 2
On-/off-leakage current, V
IN
= 0 or V
DD
0
-V
REF
/2
±0.01
12
V
REF
+V
REF
/2
±1
µA
pF
V
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX1061/MAX1063
_______________________________________________________________________________________
3
250ksps, +3V, 8-/4-Channel, 10-Bit ADCs
with +2.5V Reference and Parallel Interface
MAX1061/MAX1063
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= V
LOGIC
= +2.7V to +3.6V, COM = GND, REFADJ = V
DD
, V
REF
= +2.5V, 4.7µF capacitor at REF pin, f
CLK
= 4.8MHz (50% duty
cycle), T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
POWER REQUIREMENTS
Analog Supply Voltage
Digital Supply Voltage
V
DD
V
LOGIC
Operating mode,
f
SAMPLE
= 250ksps
Positive Supply Current
I
DD
Standby mode
Shutdown mode
V
LOGIC
Current
Power-Supply Rejection
I
LOGIC
PSR
C
L
= 20pF
f
SAMPLE
= 250ksps
Not converting
2
±0.4
Internal reference
External reference
Internal reference
External reference
2.7
1.8
2.3
1.9
0.9
0.5
2
3.6
V
DD
+ 0.3
2.6
2.3
1.2
0.8
10
150
10
±0.9
V
V
mA
µA
µA
mV
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
V
DD
= 3V ±10%, full-scale input
TIMING CHARACTERISTICS
(V
DD
= V
LOGIC
= +2.7V to +3.6V, COM = GND, REFADJ = V
DD
, V
REF
= +2.5V, 4.7µF capacitor at REF pin, f
CLK
= 4.8MHz (50% duty
cycle), T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
CLK Period
CLK Pulse Width High
CLK Pulse Width Low
Data Valid to
WR
Rise Time
WR
Rise to Data Valid Hold Time
WR
to CLK Fall Setup Time
CLK Fall to
WR
Hold Time
CS
to CLK or
WR
Setup Time
CLK or
WR
to
CS
Hold Time
CS
Pulse Width
WR
Pulse Width
CS
Rise to Output Disable
SYMBOL
t
CP
t
CH
t
CL
t
DS
t
DH
t
CWS
t
CWH
t
CSWS
t
CSWH
t
CS
t
WR
t
TC
(Note 8)
C
LOAD
= 20pF, Figure 1
CONDITIONS
MIN
208
40
40
40
0
40
40
60
0
100
60
20
100
TYP
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4
_______________________________________________________________________________________
250ksps, +3V, 8-/4-Channel, 10-Bit ADCs
with +2.5V Reference and Parallel Interface
TIMING CHARACTERISTICS (continued)
(V
DD
= V
LOGIC
= +2.7V to +3.6V, COM = GND, REFADJ = V
DD
, V
REF
= +2.5V, 4.7µF capacitor at REF pin, f
CLK
= 4.8MHz (50% duty
cycle), T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
RD
Rise to Output Disable
RD
Fall to Output Data Valid
HBEN to Output Data Valid
RD
Fall to
INT
High Delay
CS
Fall to Output Data Valid
SYMBOL
t
TR
t
DO
t
DO1
t
INT1
t
DO2
CONDITIONS
C
LOAD
= 20pF, Figure 1
C
LOAD
= 20pF, Figure 1
C
LOAD
= 20pF, Figure 1
C
LOAD
= 20pF, Figure 1
C
LOAD
= 20pF, Figure 1
MIN
20
20
20
TYP
MAX
70
70
110
100
110
UNITS
ns
ns
ns
ns
ns
MAX1061/MAX1063
Note 1:
Tested at V
DD
= +3V, COM = GND, unipolar single-ended input mode.
Note 2:
Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have
been removed.
Note 3:
Offset nulled.
Note 4:
On channel is grounded; sine wave applied to off channels.
Note 5:
Conversion time is defined as the number of clock cycles times the clock period; clock has 50% duty cycle.
Note 6:
Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to V
DD
.
Note 7:
External load should not change during conversion for specified accuracy.
Note 8:
When bit 5 is set low for internal acquisition,
WR
must not return low until after the first falling clock edge of the conversion.
V
LOGIC
3kΩ
DOUT
3kΩ
C
LOAD
20pF
DOUT
C
LOAD
20pF
a)
HIGH-Z TO V
OH
AND V
OL
TO V
OH
b)
HIGH-Z TO V
OL
AND V
OH
TO V
OL
Figure 1. Load Circuits for Enable/Disable Times
_______________________________________________________________________________________
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
