The device consists of four independent channels of
codec and digital signal processing functions on one
chip. In addition to the classic A-to-D and D-to-A con-
version, each channel provides termination imped-
ance synthesis and a hybrid balance network.
The device is controlled by a serial microprocessor
interface, and a series of bidirectional I/O leads are
provided so that this control mechanism can be uti-
lized to operate the battery feed device, ringing volt-
age switches, etc. Common data and clock paths can
be shared over any number of devices. All the filter
coefficients, signal processing, SLIC, and test fea-
tures are accessible through this interface. This
serial interface can be operated at speeds up to
16 Mbits/s.
The choice of a PCM bus is also programmable, with
any channel capable of being assigned to any time
slot. The PCM bus can be operated at speeds up to
16.384 Mbits/s, allowing for a maximum of 256 time
slots. Separate transmit and receive interfaces are
available for 4-wire bus designs, or they can be
strapped together for a 2-wire PCM bus.
The device is available in four packages.
The T8536A 64-pin TQFP features five data latches
per channel and has two PCM ports.
The T8536A 100-pin TQFP features six data latches
per channel and has two PCM ports.
The T8536A 68-pin PLCC features six data latches
per channel and has one PCM port.
The T8535A 44-pin PLCC has no data latches and
one PCM port.
The T8535A and the T8533 Quad Programmable
Line Card Signal Processor with Echo Cancellation
are pin compatible, as are the T8536A 68-pin PLCC
device and the T8534 68-pin PLCC Quad Program-
mable Line Card Signal Processor with Echo Cancel-
lation.
5 V operation
Per-channel programmable gains, equalization,
termination impedance, and hybrid balance
Programmable
µ-law,
linear, or A-law modes
— Up to 256 time slots per frame
— Supports PCM data rates of 512 kbits/s to
16.384 Mbits/s
— Double-clock mode timing compatible with
ISDN standard interfaces
Fully programmable time-slot assignment with bit
offset
Analog and digital loopback test modes
Serial microprocessor interface
— Normal and byte-by-byte control modes
— Fast scan mode
Six bidirectional control leads per channel, for
SLIC and line card function control
Differential analog output
— Mates directly to SLICs, eliminating external
components
Sigma-delta converters with dither noise reduction
Quad design to minimize package count on dense
line card applications
Meets or exceeds ITU-T G.711—G.712 and rele-
vant
Telcordia Technologies
* requirements
s
s
s
s
s
s
s
s
s
*
Telcordia Technologies
is a trademark of Bell Communications
Research, Inc.
T8535A/T8536A Quad Programmable Codec
Preliminary Data Sheet
September 2000
Table of Contents
Contents
Page
Features .................................................................................................................................................................... 1
General Description................................................................................................................................................... 5
Pin Information ..........................................................................................................................................................7
The Control Interface ............................................................................................................................................15
Fast Scan Mode .................................................................................................................................................22
Write All Channels..............................................................................................................................................24
Memory Control Mapping ...................................................................................................................................25
Test Capabilities ...................................................................................................................................................25
SLIC Control Capabilities ......................................................................................................................................25
Signal Processing .................................................................................................................................................26
Absolute Maximum Ratings.....................................................................................................................................27
dc Characteristics .................................................................................................................................................28
Analog Interface....................................................................................................................................................29
Gain and Dynamic Range .....................................................................................................................................30
Distortion and Group Delay...................................................................................................................................33
Control Interface Timing........................................................................................................................................35
Serial Control Port Timing ..................................................................................................................................35
Normal Mode......................................................................................................................................................36
Table 8. Pin Assignments, 64-Pin TQFP, Common Functions............................................................................... 14
Table 9. Bit Assignments for Fast Scan Mode ....................................................................................................... 22
Table 10. dc Characteristics ................................................................................................................................... 28
Table 11. Analog Interface ..................................................................................................................................... 29
Table 12. Power Dissipation................................................................................................................................... 29
Table 13. Gain and Dynamic Range ...................................................................................................................... 30
Table 15. Distortion and Group Delay .................................................................................................................... 33
Table 17. Serial Control Port Timing ...................................................................................................................... 35
Table 21. Control Bit Definition............................................................................................................................... 42
4
Lucent Technologies Inc.
Preliminary Data Sheet
September 2000
T8535A/T8536A Quad Programmable Codec
General Description
Refer to Figure 1 for the following discussion.
ANALOG
GAIN
A/D
CONVERTER
DIGITAL
LOOPBACK 2
ANALOG
LOOPBACK 1
DIGITAL
LOOPBACK 3
ANALOG
LOOPBACK 2
DIGITAL
LOOPBACK 1
DIGITAL GAIN
(GAIN TRANSFER)
PER
CHANNEL
18
COMMON
DX0
DX1*
TSX0*
TSX1*
TO/FROM
PCM BUS
POWER AND
GROUND
VF
X
In
TO/FROM
SLIC
TERMINATION
IMPEDANCE
HYBRID
BALANCE
NETWORK
µ-LAW
OR
A-LAW
CONVERSION
PCM BUS
INTERFACE
VF
R
OPn
VF
R
ONn
D/A
CONVERTER
ANALOG
BUFFER
DIGITAL GAIN
(GAIN TRANSFER)
CONTROL AND DATA SIGNALS
DR0
DR1*
FS
BCLK
SLIC
CONTROL LATCHES
0 TO 6
PER
CHANNEL
MICROPROCESSOR CONTROL
FREQUENCY
SYNTHESIZER
0 TO 3
FILTER
COMMON
4
RST
SERIAL
CONTROL
INTERFACE
5-8125aF
* Second PCM port not available in all package types.
Figure 1. Functional Block Diagram, Each Section
This device performs virtually all the signal processing
functions associated with a central office line termina-
tion. Functionality includes line termination impedance