电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74FCT162374ATPAG

产品描述TSSOP-48, Tube
产品类别逻辑    逻辑   
文件大小204KB,共8页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 全文预览

74FCT162374ATPAG在线购买

供应商 器件名称 价格 最低购买 库存  
74FCT162374ATPAG - - 点击查看 点击购买

74FCT162374ATPAG概述

TSSOP-48, Tube

74FCT162374ATPAG规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅不含铅
是否Rohs认证符合
零件包装代码TSSOP
包装说明TSSOP, TSSOP48,.3,20
针数48
制造商包装代码PAG48
Reach Compliance Codecompliant
ECCN代码EAR99
Samacsys Confidence3
Samacsys StatusReleased
Samacsys PartID11320623
Samacsys Pin Count48
Samacsys Part CategoryIntegrated Circuit
Samacsys Package CategorySmall Outline Packages
Samacsys Footprint NamePAG48
Samacsys Released Date2020-02-06 10:29:06
Is SamacsysN
其他特性MAX OUTPUT SKEW = 0.5NS; TYP VOLP < 0.6V @ VCC = 5V, TA = 25 DEGREE C
系列FCT
JESD-30 代码R-PDSO-G48
JESD-609代码e3
长度12.5 mm
负载电容(CL)50 pF
逻辑集成电路类型BUS DRIVER
最大I(ol)0.024 A
湿度敏感等级1
位数8
功能数量2
端口数量2
端子数量48
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP48,.3,20
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
电源5 V
Prop。Delay @ Nom-Sup6.5 ns
传播延迟(tpd)6.5 ns
认证状态Not Qualified
座面最大高度1.1 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Matte Tin (Sn) - annealed
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
触发器类型POSITIVE EDGE
宽度6.1 mm
Base Number Matches1

文档预览

下载PDF文档
IDT74FCT162374AT/CT/ET
FAST CMOS 16-BIT REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
FAST CMOS 16-BIT
REGISTER (3-STATE)
IDT74FCT162374AT/CT/ET
FEATURES:
0.5 MICRON CMOS Technology
High-speed, low-power CMOS replacement for ABT functions
Typical t
SK(o)
(Output Skew) < 250ps
Low input and output leakage
1µA (max.)
V
CC
= 5V ±10%
Balanced Output Drivers: ±24mA
Reduced system switching noise
Typical VOLP (Output Ground Bounce) < 0.6V at V
CC
= 5V,
T
A
= 25°C
• Available in SSOP and TSSOP packages
DESCRIPTION:
The FCT162374T 16-bit edge-triggered D-type registers are built using
advanced dual metal CMOS technology. These high-speed, low-power
registers are ideal for use as buffer registers for data synchronization and
storage. The Output Enable (xOE) and clock (xCLK) controls are organized to
operate each device as two 8-bit registers or one 16-bit register with common
clock. Flow-through organization of signal pins simplifies layout. All inputs are
designed with hysteresis for improved noise margin.
The FCT162374T has balanced output drive with current limiting resistors.
This offers low ground bounce, minimal undershoot, and controlled output fall
times–reducing the need for external series terminating resistors.The
FCT162374T are plug-in replacements for the FCT16374T and ABT16374 for
on-board bus interface applications.
FUNCTIONAL BLOCK DIAGRAM
1
OE
2
OE
1
CLK
1
D
1
2
CLK
D
1
O
1
2
D
1
D
2
O
1
C
C
TO SEVEN OTHER CHANNELS
TO SEVEN OTHER CHANNELS
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 2009 Integrated Device Technology, Inc.
SEPTEMBER 2009
DSC-5453/7

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 778  2270  1186  2722  2528  16  46  24  55  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved