电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MD3FLDL-TTL-19F

产品描述Active Delay Line, 3-Func, 1-Tap, True Output, TTL, MODULE, DIP-8
产品类别逻辑    逻辑   
文件大小44KB,共1页
制造商Engineered Components Co
下载文档 详细参数 全文预览

MD3FLDL-TTL-19F概述

Active Delay Line, 3-Func, 1-Tap, True Output, TTL, MODULE, DIP-8

MD3FLDL-TTL-19F规格参数

参数名称属性值
厂商名称Engineered Components Co
零件包装代码DIP
包装说明QIP,
针数8
Reach Compliance Codeunknown
Is SamacsysN
其他特性TYP. ICC = 85MA; INTERNAL TERMINATION; MAX RISE TIME CAPTURED
系列F
JESD-30 代码R-XDIP-P8
长度12.7 mm
逻辑集成电路类型ACTIVE DELAY LINE
功能数量3
抽头/阶步数1
端子数量8
最高工作温度70 °C
最低工作温度
输出极性TRUE
封装主体材料UNSPECIFIED
封装代码QIP
封装形状RECTANGULAR
封装形式IN-LINE
可编程延迟线NO
认证状态Not Qualified
座面最大高度7.366 mm
最大供电电压 (Vsup)5.25 V
最小供电电压 (Vsup)4.75 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术TTL
温度等级COMMERCIAL
端子形式PIN/PEG
端子节距2.54 mm
端子位置DUAL
总延迟标称(td)19 ns
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
Mini DIP Multiple (3) FAST TTL Logic Delay Line
The Mini DIP Multiple (3) FAST TTL Logic Delay Lines manufactured by Engineered Components Company are designed
to provide an output waveform that reproduces the input waveform after a set amount of delay time has elapsed. These
delay lines are non-inverting. The delay times are calibrated to the listed tolerances on the rising edge delays. Each
module consists of 3 separate delay lines, each isolated and individually buffered.
The MTBF on these modules, when calculated per MIL-HDBK-217, for a 50 deg.C ground fixed environment and with
50VDC applied, is in excess of 1.5 million hours. The temperature coefficient of delay is less than 1200 ppm/deg.C
over the operating temperature range of 0 to +70 deg. C.
The module is provided in an 8-pin Mini DIP package, fully encapsulated in epoxy resin and is housed in a Diallyl
Phthalate case, blue in color. The case marking is applied by silkscreen using white epoxy paint. The 8 copper leads
are tin-lead plated and meet the solderability requirements of MIL-STD-202, Method 208.
MECHANICAL DIAGRAM
Thru-Hole (F Suffix)
.150 TYP.
.300
.534 TYP.
Gull-Wing (G Suffix)
.450 TYP.
J-Lead (J Suffix)
.060 TYP.
+/-.020
.130
.150
TYP.
.020 DIA. TYP.
.100 TYP.
.020 TYP.
.150 TYP.
.100 TYP.
MADE IN USA
.010 TYP.
.010 TYP.
.150 TYP.
.020 TYP.
.100 TYP.
.030
.030
.030
DATE CODE
V O
1
O
2
O
3
DATE CODE
V O
1
O
2
O
3
.400
MD3FLDL-
TTL-10F
IN
1
IN
2
IN
3
C
Top view
.425
MD3FLDL-
TTL-10G
IN
1
IN
2
IN
3
C
Top view
.425
.500
.500
Product Selection Table
(Add Suffixes for Lead designation, F, G, or J)
Product Selection Table (Cont.)
(Add Suffixes for Lead designation, F, G, or J)
Operating Specifications:
All measurements made at 25 deg. C
All measurements made with Vcc = +5VDC
All measurements made with (1) FAST TTL output load
Operating Temperature: 0 to +70 deg. C
Storage Temperature: -55 to +125 deg. C
Vcc Supply Voltage: 4.75 to 5.25VDC
Vcc Supply Current:
Constant “0” in = 85mA typical
Constant “1” in = 5mA typical
Logic “High” Input:
Voltage: 2.0VDC min. ; Vcc max.
Current: 2.7VDC = 20uA max. ; 5.5VDC = 1mA max.
Logic “Low” Input:
Voltage: 0.8 VDC max.
Current: -0.6mA max.
Logic “High” Voltage Out: 2.7VDC min.
Logic “Low” Voltage Out: 0.5VDC max.
Part
Output Delay and
Number
Tolerance (in ns)
MD3FLDL-TTL-5
5.0+/-0.5
MD3FLDL-TTL-6
6.0+/-0.5
MD3FLDL-TTL-7
7.0+/-0.5
MD3FLDL-TTL-8
8.0+/-0.5
MD3FLDL-TTL-9
9.0+/-0.5
MD3FLDL-TTL-10
10.0+/-0.5
MD3FLDL-TTL-11
11.0+/-0.8
MD3FLDL-TTL-12
12.0+/-0.8
MD3FLDL-TTL-13
13.0+/-0.8
MD3FLDL-TTL-14
14.0+/-0.8
MD3FLDL-TTL-15
15.0+/-0.8
MD3FLDL-TTL-16
16.0+/-0.8
MD3FLDL-TTL-17
17.0+/-0.8
MD3FLDL-TTL-18
18.0+/-0.8
MD3FLDL-TTL-19
19.0+/-0.8
MD3FLDL-TTL-20
20.0+/-0.8
MD3FLDL-TTL-21
21.0+/-1.0
MD3FLDL-TTL-22
22.0+/-1.0
Part
Output Delay and
Number
Tolerance (in ns)
MD3FLDL-TTL-23
23.0+/-1.0
MD3FLDL-TTL-24
24.0+/-1.0
MD3FLDL-TTL-25
25.0+/-1.0
MD3FLDL-TTL-30
30.0+/-1.5
MD3FLDL-TTL-35
35.0+/-1.5
MD3FLDL-TTL-40
40.0+/-1.5
MD3FLDL-TTL-45
45.0+/-2.0
MD3FLDL-TTL-50
50.0+/-2.0
MD3FLDL-TTL-55
55.0+/-2.0
MD3FLDL-TTL-60
60.0+/-2.0
MD3FLDL-TTL-65
65.0+/-2.5
MD3FLDL-TTL-70
70.0+/-2.5
MD3FLDL-TTL-75
75.0+/-2.5
MD3FLDL-TTL-80
80.0+/-2.5
MD3FLDL-TTL-85
85.0+/-3.0
MD3FLDL-TTL-90
90.0+/-3.0
MD3FLDL-TTL-95
95.0+/-3.0
MD3FLDL-TTL-100 100.0+/-3.0
BLOCK DIAGRAM
V
IN1
IN2
IN3
8
1
Input
Buffer
Input
Buffer
Input
Buffer
Delay
Line
Delay
Line
Delay
Line
2
3
Special modules can often be manufactured to provide for customer specific applications.
engineered components company
A Division of Cornucopia Tool & Plastics, Inc. PO Box 1915, 448 Sherwood Rd., Paso Robles CA 93447
YYWW
DATE CODE
V O
1
O
2
O
3
YYWW
.290
.325
MADE IN USA
MADE IN USA
.325
YYWW
MD3FLDL-
TTL-10J
IN
1
IN
2
IN
3
C
.500
Output
Buffer
Output
Buffer
Output
Buffer
7
OUT1
OUT2
OUT3
C
6
5
4
Phone: 805-369-0034
Fax:
805-369-0033
Web: www.ec2.com

推荐资源

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2589  661  255  2151  511  53  14  6  44  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved