电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

JM38510/11106BCC

产品描述1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, CDIP14, SIDE BRAZED, DIP-14
产品类别模拟混合信号IC    信号电路   
文件大小105KB,共9页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 全文预览

JM38510/11106BCC概述

1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, CDIP14, SIDE BRAZED, DIP-14

JM38510/11106BCC规格参数

参数名称属性值
零件包装代码DIP
包装说明DIP,
针数14
Reach Compliance Codeunknown
Is SamacsysN
Base Number Matches1

文档预览

下载PDF文档
DG186/187/188
Vishay Siliconix
High-Speed Drivers with SPDT JFET Switches
FEATURES
D
Constant On-Resistance Over
Entire Analog Range
D
Low Leakage
D
Low Crosstalk
D
Rad Hardness
BENEFITS
D
D
D
D
D
Low Distortion
Eliminates Large Signal Errors
High Precision
High Bandwidth Capability
Fault Protection
APPLICATIONS
D
D
D
D
D
Audio Switching
Video Switching
Sample/Hold
Guidance and Control Systems
Telemetry
DESCRIPTION
The DG186/187/188 are precision single-pole, double-throw
(SPDT) analog switches designed to provide accurate
switching of video and audio signals. This series is ideally
suited for applications requiring a constant on-resistance over
the entire analog range.
on-resistance include audio switching, video switching, and
data acquisition.
The major difference in the devices is the on-resistance
(DG186—10
W
, DG187—30
W
, DG188—75
W).
Reduced
errors are achieved through low leakage current (I
D(on)
< 2 nA). Applications which benefit from the flat JFET
To achieve fast and accurate switch performance, each device
comprises two n-channel JFET transistors and a TTL
compatible bipolar driver. The driver is designed to achieve
break-before-make switching action, eliminating the
inadvertent shorting between channels and the crosstalk
which would result. In the on state, each switch conducts
current equally well in either direction. In the off condition, the
switches will block up to 20 V peak-to-peak, with feedthrough
of less than –60 dB at 10 MHz.
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
NC
NC
NC
D
1
S
1
IN
V+
V
L
1
2
3
4
5
6
7
Dual-In-Line
Top View
14
13
12
11
10
9
8
NC
NC
D2
S
2
NC
V–
NC
D
1
S
1
IN
V+
V
L
1
2
3
4
5
6
7
Flat
Package
Top View
14
13
12
11
10
9
8
NC
NC
D
2
S
2
NC
V–*
V
R
IN
3
4
S
1
2
D
1
D
2
10
1
9
S
2
NC
8
7
Metal Can
Top View
5
V
L
6
V
R
V–*
Refer to JAN38510 Information, Military Section
V
R
V+
*COMMON TO SUBSTRATE AND CASE
TRUTH TABLE
Logic
0
1
SW
1
OFF
ON
Logic “0”
v
0.8 V
0
Logic “1”
w
2.0 V
20
SW
2
ON
OFF
Document Number: 70033
S-52895—Rev. E, 16-Jun-97
www.vishay.com
S
FaxBack 408-970-5600
4-1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 570  299  834  704  1912  12  7  17  15  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved