电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

199D106X9010B1V1

产品描述CAPACITOR, TANTALUM, SOLID, POLARIZED, 10 V, 10 uF, THROUGH HOLE MOUNT, RADIAL LEADED
产品类别无源元件    电容器   
文件大小121KB,共7页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

199D106X9010B1V1在线购买

供应商 器件名称 价格 最低购买 库存  
199D106X9010B1V1 - - 点击查看 点击购买

199D106X9010B1V1概述

CAPACITOR, TANTALUM, SOLID, POLARIZED, 10 V, 10 uF, THROUGH HOLE MOUNT, RADIAL LEADED

199D106X9010B1V1规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Vishay(威世)
包装说明, 2020
Reach Compliance Codecompliant
ECCN代码EAR99
Is SamacsysN
电容10 µF
电容器类型TANTALUM CAPACITOR
介电材料TANTALUM (DRY/SOLID)
高度7.62 mm
JESD-609代码e0
漏电流0.001 mA
长度5 mm
安装特点THROUGH HOLE MOUNT
负容差10%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状DISK PACKAGE
封装形式Radial
包装方法BULK
极性POLARIZED
正容差10%
额定(直流)电压(URdc)10 V
尺寸代码2020
表面贴装NO
Delta切线0.08
端子面层Tin/Lead (Sn/Pb)
端子节距2.54 mm
端子形状WIRE
宽度5 mm
Base Number Matches1

文档预览

下载PDF文档
199D
www.vishay.com
Vishay Sprague
Solid-Electrolyte T
ANTALEX
™ Capacitors,
Resin-Coated, Radial-Lead
FEATURES
• Terminations: tin / lead (SnPb), 100 % tin (Sn)
• Economy and high performance are combined
Available
in
these
radial-lead,
solid-electrolyte
T
ANTALEX
™ capacitors
Available
• Rugged, reliable capacitors featuring low
leakage current and low dissipation factor
• Six miniature case sizes and five lead styles. All case sizes
are available in standard tape and reel packaging per
EIA-468
• Standard ratings include replacements for type 196D
capacitors
• Lead (Pb)-free capacitors have “L” in body marking
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Note
*
This datasheet provides information about parts that are
RoHS-compliant and / or parts that are non RoHS-compliant. For
example, parts with lead (Pb) terminations are not RoHS-compliant.
Please see the information / tables in this datasheet for details
APPLICATIONS
Suitable for a broad range of consumer, commercial and
industrial equipment
PERFORMANCE CHARACTERISTICS
Operating Temperature:
-55 °C to +85 °C
(to +125 °C with voltage derating)
Capacitance Tolerance:
at 120 Hz, +25 °C, ± 20 %,
± 10 % standard. ± 5 % available as special
Dissipation Factor:
at 120 Hz, +25 °C. Dissipation factor,
shall not exceed the values listed in the Standard Ratings
tables.
DC Leakage Current (DCL Max.):
at +25 °C:
leakage current shall not exceed the values listed
in the Standard Ratings tables.
at +85 °C:
leakage current shall not exceed 10 times the
values listed in the Standard Ratings tables.
at +125 °C:
leakage shall not exceed 15 times the values
listed in the Standard Ratings tables.
Life Test:
capacitors shall withstand rated DC voltage
applied at +85 °C for 1000 h with a circuit resistance not
greater than 3
.
Following the life test:
1. DCL shall not exceed 125 % of the initial requirements
2. Dissipation factor shall meet the initial requirement
3. Change in capacitance shall not exceed ± 10 %
ORDERING INFORMATION
199D
MODEL
475
CAPACITANCE
X9
CAPACITANCE
TOLERANCE
X0 = ± 20 %
X9 = ± 10 %
** X5 = ± 5 %
** Special Order
003
DC VOLTAGE RATING
AT +85 °C
This is expressed in V.
To complete the
three-digit block, zeros
precede the voltage
rating. A decimal point
is indicated by an “R”
(6R3 = 6.3 V).
A
CASE
CODE
See
Ratings
and
Case
Codes
table.
1
(1)
LEAD
STYLE
V1
PACKAGING
E3
RoHS
COMPLIANT
E3 = 100 %
tin termination
(RoHS compliant)
Blank = Tin / lead
termination
This is expressed in
picofarads. The first
two digits are the
significant figures.
The third is the
number of zeros to
follow.
Note
(1)
See lead styles table.
V1 = Bulk
B1 = Tape and reel
A1 = Ammo
Revision: 25-May-2018
Document Number: 40020
1
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
【1】初识Silicon Labs 开发套件
大家好,我在这里先给大家做一个自我介绍,我是广东东莞川富科技有限公司的一名初级开发工程师,大学本科学历。去年以前没有接触过单片机,今年年初开始接触Arduino这种小学生以及初中生玩 ......
eew_q38Bw4 Silicon Labs测评专区
新手求教PLL
我用的是一款开发板,器件型号是Cyclone II: EP2C5Q208C8,PLL从外部引脚输入30M时钟,输出三个时钟分别设置为30M,120M,180M,PLL工作模式:Normal,三个输出时钟相位偏移都是0。 使用Signal ......
fpgalenr FPGA/CPLD
EEWORLD大学堂----是德两分钟导师第一季
是德两分钟导师第一季:https://training.eeworld.com.cn/course/4657深入浅出讲解采集触发耦合噪声抖动等...
老白菜 模拟电子
负电源轨不会消失(转)
背景 负电源轨与主要的 IC 构件配合使用,例如:数模转换器 (DAC)、模数转换器(ADC)、运算放大器和 GaAs FET 偏置电路等。对称的电源 (轨) 可处理 AC 信号,并且不会产生 DC 偏移。显然, ......
qwqwqw2088 模拟与混合信号
PIC16F877A AD转换
AD转换 数码管显示数值一直递减 要拔掉电源 从新开始从4.99几v开始递减 模拟输入是从同一板上的5V稳压管接出来通过4052 接到AN0上的 uint signed AD() { uint adc=0;ADCON1=0x8e;ADCON0=0x81 ......
小灰 Microchip MCU
讨论FPGA面试题目
用Verilog/VHDL实现一个clock generator 。要求如下: a、实现2分频和4分频 b、使两个输出时钟的skew尽可能小 c、受外部噪声影响后,该电路功能可以自行恢复 ...
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2723  2492  2721  2433  722  55  51  49  15  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved