Burr Brown Products
from Texas Instruments
PCM1792A
SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
24 BIT, 192 kHz SAMPLING, ADVANCED SEGMENT,
AUDIO STEREO DIGITAL TO ANALOG CONVERTER
FEATURES
D
24-Bit Resolution
D
Analog Performance:
− Dynamic Range:
− 132 dB (9 V rms, Mono)
− 129 dB (4.5 V rms, Stereo)
− 127 dB (2 V rms, Stereo)
− THD+N: 0.0004%
D
D
− 5-V Analog, 3.3-V Digital
5-V Tolerant Digital Inputs
Small 28-Lead SSOP Package
D
Differential Current Output: 7.8 mA p-p
D
8× Oversampling Digital Filter:
− Stop-Band Attenuation: –130 dB
− Pass-Band Ripple:
±0.00001
dB
D
Sampling Frequency: 10 kHz to 200 kHz
D
System Clock: 128, 192, 256, 384, 512, or
D
Accepts 16-, 20-, and 24-Bit Audio Data
D
PCM Data Formats: Standard, I
2
S, and
Left-Justified
768 f
S
With Autodetect
APPLICATIONS
D
A/V Receivers
D
SACD Player
D
DVD Players
D
HDTV Receivers
D
Car Audio Systems
D
Digital Multitrack Recorders
D
Other Applications Requiring 24-Bit Audio
DESCRIPTION
The PCM1792A is a monolithic CMOS integrated circuit
that includes stereo digital-to-analog converters and
support circuitry in a small 28-lead SSOP package. The
data converters use TI’s advanced segment DAC
architecture to achieve excellent dynamic performance
and improved tolerance to clock jitter. The PCM1792A
provides balanced current outputs, allowing the user to
optimize analog performance externally. The PCM1792A
accepts PCM and DSD audio data formats, providing easy
interfacing to audio DSP and decoder chips. The
PCM1792A also interfaces with external digital filter
devices (DF1704, DF1706, PMD200). Sampling rates up
to 200 kHz are supported. A full set of user-programmable
functions is accessible through an SPI or I
2
C serial control
port, which supports register write and readback functions.
The PCM1792A also supports the time division
multiplexed command and audio (TDMCA) data format.
D
DSD Format Interface Available
D
Optional Interface to External Digital Filter or
DSP Available
D
TDMCA or Serial Port (SPI/I
2
C)
D
User-Programmable Mode Controls:
− Digital Attenuation: 0 dB to –120 dB,
0.5 dB/Step
− Digital De-Emphasis
− Digital Filter Rolloff: Sharp or Slow
− Soft Mute
− Zero Flag for Each Output
D
Dual Supply Operation:
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate
precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to
damage because very small parametric changes could cause the device not to meet its published specifications.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright
2006, Texas Instruments Incorporated
PCM1792A
www.ti.com
SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
ORDERING INFORMATION
PRODUCT
PACKAGE
PACKAGE CODE
OPERATION
TEMPERATURE
RANGE
−25°C to 85°C
PACKAGE
MARKING
PCM1792A
ORDERING
NUMBER
PCM1792ADB
PCM1792ADB
28-lead SSOP
28DB
PCM1792ADBR
TRANSPORT
MEDIA
Tube
Tape and reel
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
PCM1792A
Supply voltage
VCC1, VCC2L, VCC2R
VDD
−0.3 V to 6.5 V
−0.3 V to 4 V
±0.1
V
±0.1
V
–0.3 V to 6.5 V
–0.3 V to (VDD + 0.3 V) < 4 V
–0.3 V to (VCC + 0.3 V) < 6.5 V
±10
mA
–40°C to 125°C
–55°C to 150°C
150°C
260°C, 5 s
250°C
Supply voltage differences: VCC1, VCC2L and VCC2R
Ground voltage differences: AGND1, AGND2, AGND3L, AGND3R, and DGND
LRCK, DATA, BCK, SCK, MSEL, RST, MS(2), MDI, MC, MDO(2), ZEROL(2), ZEROR(2)
Digital input
voltage
Analog input voltage
Input current (any pins except supplies)
Ambient temperature under bias
Storage temperature
Junction temperature
Lead temperature (soldering)
Package temperature (IR reflow, peak)
ZEROL(3), ZEROR(3), MDO(3), MS(3)
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input mode or I2C mode.
(3) Output mode except for I2C mode.
ELECTRICAL CHARACTERISTICS
all specifications at TA = 25°C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PCM1792ADB
PARAMETER
RESOLUTION
DATA FORMAT (PCM Mode)
Audio data interface format
Audio data bit length
Audio data format
fS
Sampling frequency
System clock frequency
DATA FORMAT (DSD Mode)
Audio data interface format
Audio data bit length
fS
Sampling frequency
System clock frequency
DIGITAL INPUT/OUTPUT
Logic family
VIH
VIL
IIH
IIL
VOH
VOL
2
Input logic level
Input logic current
Output logic level
VIN = VDD
VIN = 0 V
IOH = −2 mA
IOL = 2 mA
2.4
0.4
Vdc
TTL compatible
2
0.8
10
–10
Vdc
µA
2.8224
DSD (direct stream digital)
1 Bit
2.8224
11.2896
MHz
MHz
Standard, I2S, left justified
16-, 20-, 24-bit selectable
MSB first, 2s complement
10
200
kHz
128, 192, 256, 384, 512, 768 fS
TEST CONDITIONS
MIN
TYP
24
MAX
UNIT
Bits
PCM1792A
www.ti.com
SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25°C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PCM1792ADB
PARAMETER
TEST CONDITIONS
MIN
TYP
0.0004%
0.0008%
0.0015%
123
127
127
127
123
127
127
127
120
123
122
120
±1
0.0004%
0.0008%
0.0015%
129
129
129
129
129
129
124
123
121
0.0004%
0.0008%
0.0015%
132
132
132
132
132
132
dB
dB
dB
dB
dB
dB
dB
dB
dB
MAX
0.0008%
UNIT
DYNAMIC PERFORMANCE (PCM MODE, 2-V RMS OUTPUT) (1)(2)
THD+N at VOUT = 0 dB
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
Channel separation
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
Level Linearity Error
VOUT = −120 dB
DYNAMIC PERFORMANCE (PCM Mode, 4.5-V RMS Output) (1)(3)
THD+N at VOUT = 0 dB
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
Channel separation
DYNAMIC PERFORMANCE (MONO MODE) (1)(3)
THD+N at VOUT = 0 dB
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
(1) Filter condition:
THD+N: 20-Hz HPF, 20-kHz apogee LPF
Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Channel separation: 20-Hz HPF, 20-kHz AES17 LPF
Analog performance specifications are measured using the System Twot Cascade audio measurement system by Audio Precision in the
averaging mode.
(2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 36.
(3) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 37.
Audio Precision and System Two are trademarks of Audio Precision, Inc.
Other trademarks are the property of their respective owners.
3
PCM1792A
www.ti.com
SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25°C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PCM1792ADB
PARAMETER
DSD MODE DYNAMIC PERFORMANCE (1) (2) (44.1 kHz, 64 fS)
THD+N at FS
Dynamic range
Signal-to-noise ratio
ANALOG OUTPUT
Gain error
Gain mismatch, channel-to-channel
Bipolar zero error
Output current
Center current
DIGITAL FILTER PERFORMANCE
De-emphasis error
FILTER CHARACTERISTICS–1: SHARP ROLLOFF
Pass band
Stop band
Pass-band ripple
Stop-band attenuation
Delay time
FILTER CHARACTERISTICS–2: SLOW ROLLOFF
Pass band
Stop band
Pass-band ripple
Stop-band attenuation
Delay time
(1) Filter condition:
THD+N: 20-Hz HPF, 20-kHz apogee LPF
Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Channel separation: 20-Hz HPF, 20-kHz AES17 LPF
Analog performance specifications are measured using the System Two Cascade audio measurement system by Audio Precision in the averaging
mode.
(2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 38.
Stop band = 0.732 fS
–100
18/fS
±0.04
dB
–3 dB
0.732 fS
±0.001
dB
dB
s
0.254 fS
0.46 fS
Stop band = 0.546 fS
–130
55/fS
±0.00001
dB
–3 dB
0.546 fS
±0.00001
dB
dB
s
0.454 fS
0.49 fS
±0.004
dB
At BPZ
Full scale (0 dB)
At BPZ
–6
–3
–2
±2
±0.5
±0.5
7.8
–6.2
6
3
2
% of FSR
% of FSR
% of FSR
mA p-p
mA
4.5 V rms
–60 dB, EIAJ, A-weighted
EIAJ, A-weighted
0.0005%
128
128
dB
dB
TEST CONDITIONS
MIN
TYP
MAX
UNIT
4
PCM1792A
www.ti.com
SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25°C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PCM1792ADB
PARAMETER
POWER SUPPLY REQUIREMENTS
VDD
VCC1
VCC2L
VCC2R
IDD
Supply current (1)
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
fS = 44.1 kHz
ICC
Supply current (1)
fS = 96 kHz
fS = 192 kHz
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
TEMPERATURE RANGE
Operation temperature
θ
JA
Thermal resistance
(1) Input is BPZ data.
28-pin SSOP
–25
100
85
°C
°C/W
12
23
45
33
35
37
205
250
335
250
mW
40
mA
15
mA
3
Voltage range
4.75
3.3
5
3.6
5.25
Vdc
Vdc
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Power dissipation (1)
PIN ASSIGNMENTS
PCM1792A
(TOP VIEW)
ZEROL
ZEROR
MSEL
LRCK
DATA
BCK
SCK
DGND
V
DD
MS
MDI
MC
MDO
RST
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
2L
AGND3L
I
OUT
L−
I
OUT
L+
AGND2
V
CC
1
V
COM
L
V
COM
R
I
REF
AGND1
I
OUT
R−
I
OUT
R+
AGND3R
V
CC
2R
5
实时操作系统RTOS
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
