Kintex-7 FPGAs Data Sheet:
DC and AC Switching Characteristics
DS182 (v2.16) May 8, 2017
Product Specification
Introduction
Kintex®-7 FPGAs are available in -3, -2, -1, -1L, and -2L
speed grades, with -3 having the highest performance. The
-2L devices are screened for lower maximum static power
and can operate at lower core voltages for lower dynamic
power than the -2 devices. The -2L industrial (I) temperature
devices operate only at V
CCINT
= 0.95V. The -2L extended (E)
temperature devices can operate at either V
CCINT
= 0.9V or
1.0V. The -2LE devices when operated at V
CCINT
= 1.0V, and
the -2LI devices when operated at V
CCINT
= 0.95V, have the
same speed specifications as the -2 speed grade, except
where noted. When the -2LE devices are operated at
V
CCINT
= 0.9V, the speed specifications, static power, and
dynamic power are reduced. The -1L military (M)
temperature devices have the same speed specifications as
the -1 military temperature devices and are screened for
lower maximum static power.
Kintex-7 FPGA DC and AC characteristics are specified in
commercial, extended, industrial, and military temperature
ranges. Except for the operating temperature range or
unless otherwise noted, all the DC and AC electrical
parameters are the same for a particular speed grade (that
is, the timing characteristics of a -1 speed grade military
temperature device are the same as for a -1 speed grade
commercial temperature device). However, only selected
speed grades and/or devices are available in each
temperature range.
All supply voltage and junction temperature specifications
are representative of worst-case conditions. The parameters
included are common to popular designs and typical
applications.
Available device and package combinations can be found in:
•
•
7 Series FPGAs Overview
(DS180)
Defense-Grade 7 Series FPGAs Overview
(DS185)
This Kintex-7 FPGA data sheet, part of an overall set of
documentation on the 7 series FPGAs, is available on the
Xilinx website at
www.xilinx.com/documentation.
DC Characteristics
Table 1:
Absolute Maximum Ratings
(1)
Symbol
FPGA Logic
V
CCINT
V
CCAUX
V
CCBRAM
V
CCO
V
CCAUX_IO
V
REF
Internal supply voltage
Auxiliary supply voltage
Supply voltage for the block RAM memories
Output drivers supply voltage for HR I/O banks
Output drivers supply voltage for HP I/O banks
Auxiliary supply voltage
Input reference voltage
I/O input voltage for HR I/O banks
V
IN(2)(3)(4)
I/O input voltage for HP I/O banks
I/O input voltage (when V
CCO
= 3.3V) for V
REF
and differential I/O standards except
TMDS_33
(5)
Key memory battery backup supply
–0.5
–0.5
–0.5
–0.5
–0.5
–0.5
–0.5
–0.40
–0.55
–0.40
–0.5
1.1
2.0
1.1
3.6
2.0
2.06
2.0
V
CCO
+ 0.55
V
CCO
+ 0.55
2.625
2.0
V
V
V
V
V
V
V
V
V
V
V
Description
Min
Max
Units
V
CCBATT
© 2011–2017 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Kintex, Artix, Zynq, Spartan, ISE, Vivado and other designated brands included herein are trademarks of Xilinx in the
United States and other countries. All other trademarks are the property of their respective owners.
DS182 (v2.16) May 8, 2017
Product Specification
www.xilinx.com
Send Feedback
1
Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
Table 1:
Absolute Maximum Ratings
(1)
(Cont’d)
Symbol
GTX Transceiver
V
MGTAVCC
V
MGTAVTT
V
MGTVCCAUX
V
MGTREFCLK
V
MGTAVTTRCAL
V
IN
I
DCIN-FLOAT
I
DCIN-MGTAVTT
I
DCIN-GND
I
DCOUT-FLOAT
I
DCOUT-MGTAVTT
Analog supply voltage for the GTX transmitter and receiver circuits
Analog supply voltage for the GTX transmitter and receiver termination circuits
Auxiliary analog Quad PLL (QPLL) voltage supply for the GTX transceivers
GTX transceiver reference clock absolute input voltage
Analog supply voltage for the resistor calibration circuit of the GTX transceiver
column
Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage
DC input current for receiver input pins DC coupled RX termination = floating
DC input current for receiver input pins DC coupled RX termination = V
MGTAVTT
DC input current for receiver input pins DC coupled RX termination = GND
DC output current for transmitter pins DC coupled RX termination = floating
DC output current for transmitter pins DC coupled RX termination = V
MGTAVTT
XADC supply relative to GNDADC
XADC reference input relative to GNDADC
–0.5
–0.5
–0.5
–0.5
–0.5
–0.5
–
–
–
–
–
1.1
1.32
1.935
1.32
1.32
1.26
14
12
6.5
14
12
V
V
V
V
V
V
mA
mA
mA
mA
mA
Description
Min
Max
Units
XADC
V
CCADC
V
REFP
–0.5
–0.5
2.0
2.0
V
V
Temperature
T
STG
T
SOL
T
j
Notes:
1.
Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.
Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
The lower absolute voltage specification always applies.
For I/O operation, refer to the
7 Series FPGAs SelectIO Resources User Guide
(UG471).
The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see
Table 4
and
Table 5.
See
Table 10
for TMDS_33 specifications.
For soldering guidelines and thermal considerations, see the
7 Series FPGA Packaging and Pinout Specification
(UG475).
Storage temperature (ambient)
Maximum soldering temperature for Pb/Sn component bodies
(6)
Maximum soldering temperature for Pb-free component bodies
(6)
Maximum junction temperature
(6)
–65
–
–
–
150
+220
+260
+125
°C
°C
°C
°C
2.
3.
4.
5.
6.
Table 2:
Recommended Operating Conditions
(1)(2)
Symbol
FPGA Logic
For -3, -2, -2LE (1.0V), -1, -1M, -1LM devices: internal supply voltage
V
CCINT(3)
For -2LE (0.9V) devices: internal supply voltage
For -2LI (0.95V) devices: internal supply voltage
For -3, -2, -2LE (1.0V), -1, -1M, -1LM devices: block RAM supply voltage
V
CCBRAM(3)
V
CCAUX
V
CCO(4)(5)
For -2LE (0.9V) devices: block RAM supply voltage
For -2LI (0.95V) devices: block RAM supply voltage
Auxiliary supply voltage
Supply voltage for HR I/O banks
Supply voltage for HP I/O banks
0.97
0.87
0.93
0.97
0.87
0.93
1.71
1.14
1.14
1.00
0.90
0.95
1.00
0.90
0.95
1.80
–
–
1.03
0.93
0.97
1.03
1.03
0.97
1.89
3.465
1.89
V
V
V
V
V
V
V
V
V
Description
Min
Typ
Max
Units
DS182 (v2.16) May 8, 2017
Product Specification
www.xilinx.com
Send Feedback
2
Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
Table 2:
Recommended Operating Conditions
(1)(2)
(Cont’d)
Symbol
V
CCAUX_IO(6)
Description
Auxiliary supply voltage when set to 1.8V
Auxiliary supply voltage when set to 2.0V
I/O input voltage
Min
1.71
1.94
–0.20
–0.20
–
1.0
Typ
1.80
2.00
–
–
–
–
Max
1.89
2.06
V
CCO
+ 0.2
2.625
10
1.89
Units
V
V
V
V
mA
V
V
IN(7)
I
IN(9)
V
CCBATT(10)
I/O input voltage (when V
CCO
= 3.3V) for V
REF
and differential I/O
standards except TMDS_33
(8)
Maximum current through any pin in a powered or unpowered bank when
forward biasing the clamp diode.
Battery voltage
GTX Transceiver
Analog supply voltage for the GTX transceiver QPLL frequency range
≤
10.3125 GHz
(12)(13)
Analog supply voltage for the GTX transceiver QPLL frequency range
> 10.3125 GHz
Analog supply voltage for the GTX transmitter and receiver termination
circuits
Auxiliary analog QPLL voltage supply for the transceivers
Analog supply voltage for the resistor calibration circuit of the GTX
transceiver column
0.97
1.02
1.17
1.75
1.17
1.0
1.05
1.2
1.80
1.2
1.08
1.08
1.23
1.85
1.23
V
V
V
V
V
V
MGTAVCC(11)
V
MGTAVTT(11)
V
MGTVCCAUX(11)
V
MGTAVTTRCAL(11)
XADC
V
CCADC
V
REFP
XADC supply relative to GNDADC
Externally supplied reference voltage
1.71
1.20
1.80
1.25
1.89
1.30
V
V
Temperature
Junction temperature operating range for commercial (C) temperature
devices
T
j
Junction temperature operating range for extended (E) temperature
devices
Junction temperature operating range for industrial (I) temperature devices
Junction temperature operating range for military (M) temperature devices
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
All voltages are relative to ground.
For the design of the power distribution system, consult the
7 Series FPGAs PCB Design and Pin Planning Guide
(UG483).
V
CCINT
and V
CCBRAM
should be connected to the same supply.
Configuration data is retained even if V
CCO
drops to 0V.
Includes V
CCO
of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HR I/O only), and 3.3V (HR I/O only) at ±5%.
For more information, refer to the V
CCAUX_IO
section of
7 Series FPGAs SelectIO Resources User Guide
(UG471).
The lower absolute voltage specification always applies.
See
Table 10
for TMDS_33 specifications.
A total of 200 mA per bank should not be exceeded.
V
CCBATT
is required only when using bitstream encryption. If battery is not used, connect V
CCBATT
to either ground or V
CCAUX
.
Each voltage listed requires the filter circuit described in the
7 Series FPGAs GTX/GTH Transceivers User Guide
(UG476).
For data rates
≤
10.3125 Gb/s, V
MGTAVCC
should be 1.0V ±3% for lower power consumption.
For lower power consumption, V
MGTAVCC
should be 1.0V ±3% over the entire CPLL frequency range.
0
0
–40
–55
–
–
–
–
85
100
100
125
°C
°C
°C
°C
DS182 (v2.16) May 8, 2017
Product Specification
www.xilinx.com
Send Feedback
3
Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
Table 3:
DC Characteristics Over Recommended Operating Conditions
Symbol
V
DRINT
V
DRI
I
REF
I
L
C
IN(2)
Description
Data retention V
CCINT
voltage (below which configuration data might be lost)
Data retention V
CCAUX
voltage (below which configuration data might be lost)
V
REF
leakage current per pin
Input or output leakage current per pin (sample-tested)
Die input capacitance at the pad
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 3.3V
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 2.5V
Min
0.75
1.5
–
–
–
90
68
34
23
12
68
45
–
–
28
35
44
–
–
Typ
(1)
–
–
–
–
–
–
–
–
–
–
–
–
–
–
40
50
60
1.010
2
Max
–
–
15
15
8
330
250
220
150
120
330
180
25
150
55
65
83
–
–
Units
V
V
µA
µA
pF
µA
µA
µA
µA
µA
µA
µA
mA
nA
Ω
Ω
Ω
–
Ω
I
RPU
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 1.8V
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 1.5V
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 1.2V
Pad pull-down (when selected) @ V
IN
= 3.3V
Pad pull-down (when selected) @ V
IN
= 1.8V
Analog supply current, analog circuits in powered up state
Battery supply current
Thevenin equivalent resistance of programmable input termination to V
CCO
/2
(UNTUNED_SPLIT_40)
I
RPD
I
CCADC
I
BATT(3)
R
IN_TERM(4)
Thevenin equivalent resistance of programmable input termination to V
CCO
/2
(UNTUNED_SPLIT_50)
Thevenin equivalent resistance of programmable input termination to V
CCO
/2
(UNTUNED_SPLIT_60)
n
r
Notes:
1.
2.
3.
4.
Temperature diode ideality factor
Temperature diode series resistance
Typical values are specified at nominal voltage, 25°C.
This measurement represents the die capacitance at the pad, not including the package.
Maximum value specified for worst case process at 25°C.
Termination resistance to a V
CCO
/2 level.
Table 4:
V
IN
Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks
(1)(2)
AC Voltage Overshoot
% of UI at –55°C to 125°C
AC Voltage Undershoot
–0.40
V
CCO
+ 0.55
100
–0.45
–0.50
–0.55
V
CCO
+ 0.60
V
CCO
+ 0.65
V
CCO
+ 0.70
V
CCO
+ 0.75
V
CCO
+ 0.80
V
CCO
+ 0.85
V
CCO
+ 0.90
46.6
21.2
9.75
4.55
2.15
1.02
0.49
–0.60
–0.65
–0.70
–0.75
–0.80
–0.85
–0.90
% of UI at –55°C to 125°C
100
61.7
25.8
11.0
4.77
2.10
0.94
0.43
0.20
0.09
0.04
DS182 (v2.16) May 8, 2017
Product Specification
www.xilinx.com
Send Feedback
4
Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
Table 4:
V
IN
Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks
(1)(2)
(Cont’d)
AC Voltage Overshoot
V
CCO
+ 0.95
Notes:
1.
2.
A total of 200 mA per bank should not be exceeded.
The peak voltage of the overshoot or undershoot, and the duration above V
CCO
+ 0.20V or below GND – 0.20V, must not exceed the values
in this table.
% of UI at –55°C to 125°C
0.24
AC Voltage Undershoot
–0.95
% of UI at –55°C to 125°C
0.02
Table 5:
V
IN
Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks
(1)(2)
AC Voltage Overshoot
V
CCO
+ 0.55
V
CCO
+ 0.60
V
CCO
+ 0.65
V
CCO
+ 0.70
V
CCO
+ 0.75
V
CCO
+ 0.80
V
CCO
+ 0.85
V
CCO
+ 0.90
V
CCO
+ 0.95
Notes:
1.
2.
3.
A total of 200 mA per bank should not be exceeded.
The peak voltage of the overshoot or undershoot, and the duration above V
CCO
+ 0.20V or below GND – 0.20V, must not exceed the values
in this table.
For UI lasting less than 20 µs.
% of UI at –55°C to 125°C
100
50.0
(3)
50.0
(3)
47.0
21.2
9.71
4.51
2.12
1.01
AC Voltage Undershoot
–0.55
–0.60
–0.65
–0.70
–0.75
–0.80
–0.85
–0.90
–0.95
% of UI at –55°C to 125°C
100
50.0
(3)
50.0
(3)
50.0
(3)
50.0
(3)
50.0
(3)
28.4
12.7
5.79
Table 6:
Typical Quiescent Supply Current
Speed Grade
Symbol
Description
Device
-3
I
CCINTQ
Quiescent V
CCINT
supply
current
XC7K70T
XC7K160T
XC7K325T
XC7K355T
XC7K410T
XC7K420T
XC7K480T
XQ7K325T
XQ7K410T
241
474
810
993
1080
1313
1313
N/A
N/A
1.0V
-2/-2LE
241
474
810
993
1080
1313
1313
810
1080
0.95V
-1LM
N/A
N/A
N/A
N/A
N/A
N/A
N/A
810
N/A
0.9V
-2LE
187
368
629
771
838
1019
1019
629
838
Units
-1
241
474
810
993
1080
1313
1313
810
1080
-1M
N/A
N/A
N/A
N/A
N/A
N/A
N/A
810
1080
-2LI
N/A
271
463
568
618
751
751
463
618
mA
mA
mA
mA
mA
mA
mA
mA
mA
DS182 (v2.16) May 8, 2017
Product Specification
www.xilinx.com
Send Feedback
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
