Changes to Ordering Guide .......................................................... 20
3/06—Rev. C to Rev. D
Added Note 1 and Changes to Figure 2......................................... 1
Changes to Absolute Maximum Ratings ..................................... 11
11/05—Rev. SpB to Rev. C: Initial Version
Rev. E | Page 2 of 20
ADuM1410/ADuM1411/ADuM1412
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V OPERATION
4.5 V ≤ V
DD1
≤ 5.5 V, 4.5 V ≤ V
DD2
≤ 5.5 V; all min/max specifications apply over the entire recommended operation range, unless
otherwise noted; all typical specifications are at T
A
= 25°C, V
DD1
= V
DD2
= 5 V.
1
Table 1.
Parameter
DC SPECIFICATIONS
Input Supply Current per Channel,
Quiescent
Output Supply Current per Channel,
Quiescent
ADuM1410, Total Supply Current, Four
Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRW Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM1411, Total Supply Current, Four
Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRW Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM1412, Total Supply Current, Four
Channels
2
DC to 2 Mbps
V
DD1
or V
DD2
Supply Current
10 Mbps (BRW Grade Only)
V
DD1
or V
DD2
Supply Current
For All Models
Input Currents
Symbol
I
DDI (Q)
I
DDO (Q)
Min
Typ
0.50
0.38
Max
0.73
0.53
Unit
mA
mA
Test Conditions
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
2.4
1.2
8.8
2.8
3.2
1.6
12
4.0
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
2.2
1.8
5.4
3.8
2.8
2.4
7.6
5.3
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
I
DD1 (Q)
, I
DD2 (Q)
I
DD1 (10)
, I
DD2 (10)
I
IA
, I
IB
, I
IC
,
I
ID
, I
CTRL1
,
I
CTRL2
, I
DISABLE
V
IH
V
IL
V
OAH
, V
OBH
,
V
OCH
, V
ODH
V
OAL
, V
OBL
,
V
OCL
, V
ODL
−10
2.0
4.6
+0.01
2.6
6.5
+10
mA
mA
μA
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
0 ≤ V
IA
,V
IB
, V
IC
,V
ID
≤ V
DD1
or V
DD2
,
0 ≤ V
CTRL1
,V
CTRL2
≤ V
DD1
or V
DD2
,
V
DISABLE
≤ V
DD1
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
2.0
0.8
V
DD1
, V
DD2
− 0.1
V
DD1
, V
DD2
− 0.4
5.0
4.8
0.0
0.04
0.2
0.1
0.1
0.4
V
V
V
V
V
V
V
I
Ox
= −20 μA, V
Ix
= V
IxH
I
Ox
= −4 mA, V
Ix
= V
IxH
I
Ox
= 20 μA, V
Ix
= V
IxL
I
Ox
= 400 μA, V
Ix
= V
IxL
I
Ox
= 4 mA, V
Ix
= V
IxL
SWITCHING SPECIFICATIONS
ADuM1411ARW and ADuM1412ARW
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Propagation Delay Skew
6
Channel-to-Channel Matching
7
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD/OD
1
20
65
1000
100
40
50
50
ns
Mbps
ns
ns
ns
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
Rev. E | Page 3 of 20
ADuM1410/ADuM1411/ADuM1412
Parameter
ADuM141xBRW
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
For All Models
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity
at Logic High Output
8
Common-Mode Transient Immunity
at Logic Low Output
8
Refresh Rate
Input Enable Time
9
Input Disable Time
9
Input Dynamic Supply Current per
Channel
10
Output Dynamic Supply Current per
Channel
10
1
2
Symbol
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
Min
Typ
Max
100
Unit
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
Test Conditions
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
10
20
30
5
50
5
30
5
6
t
R
/t
F
|CM
H
|
|CM
L
|
f
r
t
ENABLE
t
DISABLE
I
DDI (D)
I
DDO (D)
25
25
2.5
35
35
1.2
2.0
5.0
0.12
0.04
ns
kV/μs
kV/μs
Mbps
μs
μs
mA/Mbps
mA/Mbps
C
L
= 15 pF, CMOS signal levels
V
Ix
= V
DD1
/V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
V
Ix
= 0 V, V
CM
= 1000 V,
transient magnitude = 800 V
V
IA
, V
IB
, V
IC
, V
ID
, = 0 or V
DD1
V
IA
, V
IB
, V
IC
, V
ID
, = 0 or V
DD1
All voltages are relative to their respective ground.
The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.
See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through
Figure 15 for total V
DD1
and V
DD2
supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.
3
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
4
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
5
t
PHL
propagation delay is measured from the 50% level of the falling edge of the V
Ix
signal to the 50% level of the falling edge of the V
Ox
signal. t
PLH
propagation delay is
measured from the 50% level of the rising edge of the V
Ix
signal to the 50% level of the rising edge of the V
Ox
signal.
6
t
PSK
is the magnitude of the worst-case difference in t
PHL
or t
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
7
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
8
CM
H
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
O
> 0.8 V
DD2
. CM
L
is the maximum common-mode voltage slew rate
that can be sustained while maintaining V
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
magnitude is the range over which the common mode is slewed.
9
Input enable time is the duration from when V
DISABLE
is set low until the output states are guaranteed to match the input states in the absence of any input data logic
transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the
much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V
DISABLE
is set high
until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL logic state (See Table 10).
10
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current
for a given data rate.
Rev. E | Page 4 of 20
ADuM1410/ADuM1411/ADuM1412
ELECTRICAL CHARACTERISTICS—3 V OPERATION
2.7 V ≤ V
DD1
≤ 3.6 V, 2.7 V ≤ V
DD2
≤ 3.6 V; all min/max specifications apply over the entire recommended operation range, unless
otherwise noted; all typical specifications are at T
1、引言 汽车污染是当前人们最为关心和急需解决的重要课题之一。作为汽车排气污染物的检测的重要方法,简易瞬态工况法（VMAS法，IG法）可以统计排放总质量，监控车辆的真实排放情况，设备成本不高，测量比较准确，与新车认证检测结果具有相关性，可以检测NO相关因子等一系列优点，成为人们研究的热点。VMAS（Vehicle Mass Analysis System）检测方法在美国和欧洲都有很好的应用基础，...[详细]
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
