电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9025AAU12H18DG25.000625E

产品描述LVCMOS Output Clock Oscillator, 25.000625MHz Nom,
产品类别无源元件    振荡器   
文件大小866KB,共14页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT9025AAU12H18DG25.000625E概述

LVCMOS Output Clock Oscillator, 25.000625MHz Nom,

SIT9025AAU12H18DG25.000625E规格参数

参数名称属性值
是否Rohs认证符合
Objectid145229419523
Reach Compliance Codeunknown
其他特性SPREAD DISABLE
最长下降时间1.48 ns
频率调整-机械NO
频率稳定性25%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量4
标称工作频率25.000625 MHz
最高工作温度125 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载15 pF
最大输出低电流2 mA
封装等效代码SOLCC4,.1,49
物理尺寸2.5mm x 2.0mm x 0.75mm
最长上升时间1.48 ns
筛选级别AEC-Q100
最大压摆率8 mA
最大供电电压1.98 V
最小供电电压1.62 V
标称供电电压1.8 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

SIT9025AAU12H18DG25.000625E文档预览

SiT9025
Features
AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator
Applications
Spread spectrum for EMI reduction
Wide spread % option
Center spread: from ±0.125% to ±2%, ±0.125% step size
Down spread: -0.25% to -4% with -0.25% step size
Spread profile option: Triangular, Hershey-kiss, Random
Programmable rise/fall time for EMI reduction: 8 options,
0.25 to 40 ns
AEC-Q100 with extended temperature range (-55°C to 125°C)
Any frequency between 1 MHz and 150 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based XO’s
Excellent total frequency stability as low as ±25 ppm
Contact SiTime
for ±20 ppm option
Low power consumption of 6.6 mA typical at 1.8 V
Pin1 modes: Standby, output enable, or spread disable
LVCMOS output
Industry-standard packages
QFN: 2.0 x 1.6 mm
2
, 2.5 x 2.0 mm
2
, 3.2 x 2.5 mm
2
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Rear/Surround view camera
Driver monitor
ADAS ECU/CPU
High speed serial link
Electrical Specifications
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated.
Typical values are at 25°C and 3.3 V supply voltage.
Parameters
Output Frequency Range
Frequency Stability
[1]
Symbol
f
F_stab
Min.
1
-25
-50
Typ.
-
1.8
2.5
2.8
3.0
3.3
7.9
6.6
5.3
5.0
2.6
0.6
Max.
150
+25
+50
+85
+105
+125
+125
1.98
2.75
3.08
3.3
3.63
3.63
9.5
8.0
6.5
6.0
9.0
5.0
Unit
MHz
ppm
ppm
°C
°C
°C
°C
V
V
V
V
V
V
mA
mA
mA
mA
µA
µA
Condition
Frequency Range
Frequency Stability and Aging
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C, and
variations over operating temperature, rated power supply voltage.
Spread = Off.
AEC-Q100 Grade 3
AEC-Q100 Grade 2
AEC-Q100 Grade 1
Extended cold AEC-Q100 Grade 1
Operating Temperature Range
Operating Temperature
Range
T_use
-40
-40
-40
-55
Supply Voltage
Vdd
1.62
2.25
2.52
2.7
2.97
2.25
Current Consumption
OE Disable Current
Standby Current
Idd
I_OD
I_std
Supply Voltage and Current Consumption
No load condition, f = 148.5 MHz, Vdd = 2.5 V to 3.3 V
No load condition, f = 148.5 MHz, Vdd = 1.8 V
f = 148.5 MHz, Vdd = 2.5 V to 3.3 V, OE = GND, Output in high-Z state
f = 148.5 MHz, Vdd = 1.8 V, OE = GND, Output in high-Z state
ST
= GND, Vdd = 2.5 V to 3.3 V, Output is weakly pulled down
ST
= GND, Vdd = 1.8 V, Output is weakly pulled down
Rev 1.01
September 9, 2020
www.sitime.com
SiT9025
AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator
Table 1. Electrical Characteristics
(continued)
Parameters
Duty Cycle
Rise/Fall Time
Output High Voltage
Symbol
DC
Tr, Tf
VOH
Min.
45
43
90%
Typ.
1.2
Max.
55
57
2.0
Unit
%
%
ns
Vdd
f = 1 to 137 MHz
f = 137.000001 to 150 MHz
20% - 80%, default derive strength
IOH = -4 mA (Vdd = 3.0 V or 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.0 V or 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin1,
ST
logic low
Pin1,
ST
logic high
Pin1, OE / SD logic low
Pin1, OE / SD logic high
Measured from the time Vdd reaches its rated minimum value
f = 148.5 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles
Measured from the time ST pin crosses 50% threshold
Measured from the time SD pin crosses 50% threshold
Measured from the time SD pin crosses 50% threshold
f = 148.5 MHz, Vdd = 2.5 to 3.3 V, Spread = ON (or OFF)
f = 148.5 MHz, Vdd = 1.8 V, Spread = ON (or OFF)
Condition
LVCMOS Output Characteristics
Output Low Voltage
VOL
10%
Vdd
Input Characteristics
Input High Voltage
Input Low Voltage
Input Leakage Current
VIH
VIL
IL
70%
Startup Time
Enable/Disable Time
Resume Time
Spread Enable Time
Spread Disable Time
Cycle-to-cycle jitter
Note:
T_start
T_oe
T_resume
T_sde
T_sdde
T_ccj
1.
Contact SiTime
for ±20 ppm option.
-2.3
2.8
-24.6
3.2
10.5
10.8
30%
10
215
10
4
55
Vdd
Vdd
µA
µA
µA
µA
ms
ns
ms
µs
µs
Jitter
ps
ps
Startup and Resume Timing
Table 2. Spread Spectrum %
[3]
Ordering Code
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Center Spread
(%)
±0.125
±0.250
±0.390
±0.515
±0.640
±0.765
±0.905
±1.030
±1.155
±1.280
±1.420
±1.545
±1.670
±1.795
±1.935
±2.060
Down Spread
(%)
-0.25
-0.50
-0.78
-1.04
-1.29
-1.55
-1.84
-2.10
-2.36
-2.62
-2.91
-3.18
-3.45
-3.71
-4.01
-4.28
Table 3. Spread Profile
[2,3]
Spread Profile
Triangular
Hershey-kiss
Random
Notes:
2. In both Triangular and Hershey-kiss profiles, modulation rate is
employed with a frequency of ~31.25 kHz. In random profile,
modulation rate is ~ 8.6 kHz.
3. The random profile supports up to ±1.030% center spread
or -2.10% down spread (ordering codes A through H).
Rev 1.01
Page 2 of 3
www.sitime.com
SiT9025
AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator
Table 4. Pin Description
Pin
1
Symbol
OE /
ST
/
NC/ SD
Output
Enable
Standby
Functionality
H
[4]
: specified frequency output
L: output is high impedance. Only output driver is disabled.
H : specified frequency output
L: output is low (week pull down). Device goes to sleep mode.
Supply current reduced to I_std.
[4]
Top View
OE /
/
NC / SD
1
4
VDD
No Connect
Spread
Disable
2
3
4
Notes:
GND
OUT
VDD
Power
Output
Power
Pin1 has no function (Any voltage between 0 and Vdd or Open)
H: Spread = ON
L: Spread = OFF
Electrical ground
Oscillator output
Power supply voltage
[5]
GND
2
3
OUT
Figure 1. Pin Assignments
4. In OE or
ST
mode, a pull-up resistor of 10
or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
5. A capacitor of value 0.1 µF or higher between Vdd and GND is required.
Table 5. Absolute Maximum Limits
Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the
IC is only guaranteed within the operational specifications, not at absolute maximum ratings.
Parameter
Storage Temperature
Vdd
Electrostatic Discharge
Soldering Temperature (follow standard Pb free soldering guidelines)
Junction Temperature
[6]
Note:
6. Exceeding this temperature for extended period of time may damage the device.
Min.
-65
-0.5
Max.
150
4
2000
260
150
Unit
°C
V
V
°C
°C
Table 6. Maximum Operating Junction Temperature
[7]
Max Operating Temperature (ambient)
85°C
105°C
125°C
Note:
Maximum Operating Junction Temperature
95°C
115°C
135°C
7. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.
Table 7. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensitivity Level
Condition/Test Method
MIL-STD-883F, Method 2002
MIL-STD-883F, Method 2007
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Rev 1.01
Page 3 of 4
www.sitime.com
SiT9025
AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator
Timing Diagrams
90% Vdd
Pin 4 Voltage
Vdd
Vdd
50% Vdd
T_resume
T_start
No Glitch
[8]
during start up
ST Voltage
CLK Output
CLK Output
HZ
HZ
T_resume: Time to resume from ST
T_start: Time to start from power-off
Figure 2. Startup Timing
Figure 3. Standby Resume Timing (ST Mode Only)
50% Vdd
OE Voltage
CLK Output
Vdd
T_oe
Vdd
OE Voltage
50% Vdd
T_oe
HZ
CLK Output
HZ
T_oe: Time to put the output in High Z mode
T_oe: Time to re-enable the clock output
Figure 4. OE Enable Timing (OE Mode Only)
Figure 5. OE Disable Timing (OE Mode Only)
Vdd
50% Vdd
SD Voltage
T_sde
SD Voltage
Vdd
50% Vdd
T_sdde
Frequency
Deviation (%)
Modulation period = 32 µs (31.25 kHz)
Time (s)
Frequency
Deviation (%)
Time (s)
Figure 6. SD Enable Timing (SD Mode Only)
Note:
8. SiT9025 has “no runt” pulses and “no glitch” output during startup or resume.
Figure 7. SD Diable Timing (SD Mode Only)
Rev 1.01
Page 4 of 5
www.sitime.com
SiT9025
AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator
Performance Plots
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
5.4
8.0
Current Consumption (mA)
5.2
5.0
4.8
4.6
4.4
OE Disable Current (mA)
7.5
7.0
6.5
6.0
5.5
5.0
4.5
4.0
0
20
40
60
80
100
120
140
0
20
40
60
80
100
120
140
Frequency (MHz)
Frequency (MHz)
Figure 8. OE Disable Current vs Frequency
Figure 9. Current Consumption vs Frequency
DUT1
DUT8
DUT15
DUT2
DUT9
DUT16
DUT3
FUT10
DUT17
DUT4
DUT11
DUT18
DUT5
DUT12
DUT19
DUT6
DUT13
DUT20
DUT7
DUT14
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
2.5
2.0
1.5
1.0
0.5
0.0
20
Frequency stability (ppm)
0
20
40
60
80
100
120
140
15
10
5
0
-5
-10
-15
-20
-40
-20
0
20
40
60
80
100
120
Standby Current (µA)
Frequency (MHz)
Temperature (°C)
Figure 10. Standby Current vs Frequency
1.8V
2.5V
2.8V
3.0V
3.3V
Figure 11. Frequency vs Temperature
Peak Cycle -to - Cycle Jitter (ps)
90
80
70
60
50
40
30
20
10
0
0
20
40
60
80
100
120
140
Frequency (MHz)
Figure 12. Cycle-to-cycle Jitter vs Frequency
(Spread profile: Triangular, Spread type: center,
Spread percentage: ±2.060%)
Rev 1.01
Page 5 of 6
www.sitime.com
利用卡带和ESP8266微控制器 达人赋予了Game Boy上网的能力
硬件改造达人 Sebastian Staacks 完成了看似不可能的事情:他使用一个基础款 32 千兆字节的 Game Boy 卡带和一个 ESP8266 微型控制器,赋予了 Game Boy 上网冲浪的能力。谈及这个改造项目的初衷 ......
dcexpert DIY/开源硬件专区
手机答题抽奖啦:Microchip高端千兆以太网专题知识!红包奖品等你拿
亲,你一天当中有多长时间是在地铁里度过的?总有一种坐地铁是虚度光阴的感觉要是能一边坐地铁,一边用手机参加EEworld论坛活动就最好了 345751 习惯了之前的电脑答题现在,玩转你的手机,轻 ......
EEWORLD社区 综合技术交流
求助
void ReceiveAck(void){ unsigned char i = 0; SCL_1; Delay(5); DIR_IN; while ((SDA_IN == 0x01 /*sda==1*/) && (i < 255)/*调试方便,可以不要*/) { i++; } DIR_OUT; SCL_0; Delay(5);} ......
zzbaizhi 微控制器 MCU
ADC模块误差的定义、影响和校正方法
ADC模块是一个12位、具有流水线结构的模数转换器,用于控制回路中的数据采集。本文提出一种用于提高TMS320F2812ADC精度的方法,使得ADC精度得到有效提高。 1 ADC模块误差的定义及影响分析 ......
Jacktang 模拟与混合信号
真正大幅改善音频重放系统失真的办法
传统的音频重放系统中,放大器是闭环的,总谐波失真普遍低至0.01%甚至更低,而电-声器件是开环的,其总谐波失真在1%量级,为系统瓶颈。 方案这样做: 播放器音源放在发烧友的耳朵上,播放器上 ......
PowerAnts 模拟电子
几乎零基础,学FPGA,到能简单编程,要多久
项目需要,可能要学习FPGA。之前,学校里接触过Verilog。基本没印象了。工作后一直都用c.学过一段时间Java,网页编程方面。电路略懂一点。做过一些原理图设计,和layout。没人带,如果现在开始 ......
ienglgge FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1174  1009  474  1101  2040  24  21  10  23  42 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved