and 16-bit digital-to-analog converters (DACs). The
MAX5214/MAX5216 are single-channel, low-power, buff-
ered voltage-output DACs. The devices use a precision
external reference applied through the high resistance
input for rail-to-rail operation and low system power
consumption. The MAX5214/MAX5216 accept a wide
2.7V to 5.5V supply voltage range. Power consump-
tion is extremely low to accommodate most low-power
and low-voltage applications. These devices feature
a 3-wire SPI-/QSPIK-/MICROWIREM-/DSP-compatible
serial interface to save board space and to reduce
the complexity in isolated applications. The MAX5214/
MAX5216 minimize the digital noise feedthrough from
input to output with SCLK and DIN input buffers pow-
ered down after completion of each serial input frame.
On power-up, the MAX5214/MAX5216 reset the DAC
output to zero, providing additional safety for applica-
tions that drive valves or other transducers that need
to be off on power-up. The DAC output is buffered
resulting in a low supply current of 80FA (max) and
a low offset error of
Q0.25mV.
A zero level applied to
the
CLR
pin asynchronously clears the contents of the
input and DAC registers and sets the DAC output to
zero independent of the serial interface. The MAX5214/
MAX5216 are available in an ultra-small (3mm x 5mm),
8-pin
FMAX
®
package and are specified over the
-40NC to +105NC extended industrial temperature range.
Features
S
Low-Power Consumption (80µA max)
S
14-/16-Bit Resolution in a 3mm x 5mm, 8-Pin
µMAX Package
S
Relative Accuracy
±0.40 LSB INL (MAX5214, 14-Bit typ, ±1 LSB max)
±1.2 LSB INL (MAX5216, 16-Bit typ, ±4 LSB max)
S
Guaranteed Monotonic Over All Operating Ranges
S
Low Gain and Offset Error
S
Wide 2.7V to 5.5V Supply Range
S
Rail-to-Rail Buffered Output Operation
S
Safe Power-On Reset (POR) to Zero DAC Output
S
Fast 50MHz, 3-Wire, SPI/QSPI/MICROWIRE-
Compatible Serial Interface
S
Schmitt-Trigger Inputs for Direct Optocoupler
Interface
S
Asynchronous
CLR
Clears DAC Output to Code 0
S
High Reference Input Resistance for Power
Reduction
S
Buffered Voltage Output Directly Drives 10kI
Loads
Functional Diagram
Applications
2-Wire Sensors
Communication Systems
Automatic Tuning
Gain and Offset Adjustment
Power Amplifier Control
Process Control and Servo Loops
Portable Instrumentation
Programmable Voltage and Current Sources
Automatic Test Equipment
CLR
GND
CS
SCLK
DIN
SERIAL-TO-
PARALLEL
CONVERTER
INPUT
REGISTER
DAC
REGISTER
14-/16-BIT
DAC
V
DD
REF
POR
MAX5214
MAX5216
OUT
BUFFER
QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National
Semiconductor Corp.
µMAX is a registered trademark of Maxim Integrated Products, Inc.
For pricing, delivery, and ordering information, please contact Maxim Direct at
1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
19-5651; Rev 2; 7/13
MAX5214/MAX5216
14-/16-Bit, Low-Power, Buffered Output,
Rail-to-Rail DACs with SPI Interface
ABSOLUTE MAXIMUM RATINGS
V
DD
to GND.............................................................-0.3V to +6V
REF, OUT,
CLR
to GND ..............................-0.3V to the lower of
(V
DD
+ 0.3V) and +6V
SCLK, DIN,
CS
to GND ...........................................-0.3V to +6V
Continuous Power Dissipation (T
A
= +70NC)
FMAX
(derate at 4.8mW/NC above +70NC) .................387mW
Maximum Current into Any Input or Output ....................
Q50mA
Operating Temperature Range ........................ -40NC to +105NC
Storage Temperature Range............................ -65NC to +150NC
Lead Temperature (soldering, 10s) ................................+300NC
Soldering Temperature (reflow) ......................................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
PACKAGE THERMAL CHARACTERISTICS (Note 1)
FMAX
Junction-to-Ambient Thermal Resistance (B
JA
) ........206NC/W
Junction-to-Case Thermal Resistance (B
JC
) ...............42NC/W
Note 1:
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
ELECTRICAL CHARACTERISTICS
(V
DD
= 2.7V to 5.5V, V
REF
= 2.5V to V
DD
, C
L
= 60pF, R
L
= 10kI, T
A
= -40NC to +105NC, unless otherwise noted. Typical values are
at T
A
= +25NC.) (Note 2)
PARAMETER
STATIC ACCURACY (Note 3)
Resolution
N
MAX5214
MAX5216
MAX5214 (14-bit) (Note 4)
Integral Nonlinearity
INL
MAX5216 (16-bit) (Note 4)
MAX5216B (16-bit) (Note 4)
Differential Nonlinearity
Offset Error
Offset-Error Drift
Gain Error
Gain Temperature Coefficient
REFERENCE INPUT
Reference-Input Voltage Range
Reference-Input Impedance
DAC OUTPUT
No load (typical)
Output Voltage Range (Note 6)
10kI load to GND
10kI load to V
DD
DC Output Impedance
Capacitive Load (No Sustained
Oscillations)
2
SYMBOL
CONDITIONS
MIN
14
16
-1
-4
-8
-1
-1
-1.25
-0.06
TYP
MAX
UNITS
Bits
Q0.4
Q1.2
Q3
Q0.1
Q0.25
Q0.25
Q1.6
-0.04
Q2
+1
+4
+8
+1
+1
+1.25
0
LSB
mV
FV/NC
%FS
ppmFS/
NC
V
DD
256
V
DD
V
kI
LSB
DNL
OE
GE
MAX5214 (14-bit) (Note 4)
MAX5216 (16-bit) (Note 4)
(Note 5)
(Note 5)
V
REF
R
REF
2
200
0
0.2
0.1
V
DD
-
0.2
V
DD
-
0.2
V
I
nF
FF
Maxim Integrated
C
L
Series resistance = 0I
Series resistance = 1kI
0.1
15
MAX5214/MAX5216
14-/16-Bit, Low-Power, Buffered Output,
Rail-to-Rail DACs with SPI Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 2.7V to 5.5V, V
REF
= 2.5V to V
DD
, C
L
= 60pF, R
L
= 10kI, T
A
= -40NC to +105NC, unless otherwise noted. Typical values are
at T
A
= +25NC.) (Note 2)
PARAMETER
Resistive Load (Note 6)
Short-Circuit Current
Power-Up Time
DIGITAL INPUTS (SCLK, DIN,
CS, CLR)
Input High Voltage
Input Low Voltage
Input Leakage Current
Input Capacitance
Hysteresis Voltage
DYNAMIC PERFORMANCE (Note 7)
Voltage-Output Slew Rate
Voltage-Output Settling Time
Reference -3dB Bandwidth
Digital Feedthrough
DAC Glitch Impulse
Output Noise
Integrated Output Noise
POWER REQUIREMENTS
Supply Voltage
Supply Current
Power-Down Supply Current
Serial Clock Frequency
SCLK Pulse-Width High
SCLK Pulse-Width Low
CS
Fall to SCLK Fall Setup Time
CS
Fall to SCLK Fall Hold Time
CS
Rise to SCLK Fall Hold Time
CS
Rise to SCLK Fall
SCLK Fall to
CS
Fall
DIN to SCLK Fall Setup Time
DIN to SCLK Fall Hold Time
CS
Pulse-Width High
Maxim Integrated
SYMBOL
R
L
V
DD
= 5.5V
CONDITIONS
MIN
5
-25
TYP
Q6
25
MAX
+25
UNITS
kI
mA
Fs
From power-down mode
0.7 x
V
DD
V
IH
V
IL
I
IN
C
IN
V
HYS
SR
Positive and negative
1/4 scale to 3/4 scale, to
P
0.5 LSB, 14-bit
BW
Hex code = 2000 (MAX5214),
Hex code = 8000 (MAX5216)
Code = 0, all digital inputs from 0V to V
DD
,
SCLK < 50MHz
Major code transition
1kHz
10kHz
0.1Hz to 10Hz
V
DD
I
DD
PD
IDD
f
SCLK
t
CH
t
CL
t
CSS0
t
CSH0
t
CSH1
t
CSA
t
CSF
t
DS
t
DH
t
CSPW
No load; all digital inputs at 0V or V
DD
,
supply current only; excludes reference
input current, midscale
No load, all digital inputs at 0V or V
DD
V
IN
= 0V or V
DD
V
0.3 x
V
DD
Q0.1
0.15
0.5
18
100
0.5
2
73
70
3.5
Q1
10
V
FA
pF
V
V/Fs
Fs
kHz
nV·s
nV·s
nV/√Hz
FV
P-P
5.5
70
0.4
80
2
50
V
FA
FA
MHz
ns
ns
ns
ns
ns
12
ns
ns
ns
ns
ns
3
2.7
TIMING CHARACTERISTICS (Notes 7 and 8) (Figures 1 and 2)
0
8
8
8
0
0
100
5
4.5
20
MAX5214/MAX5216
14-/16-Bit, Low-Power, Buffered Output,
Rail-to-Rail DACs with SPI Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 2.7V to 5.5V, V
REF
= 2.5V to V
DD
, C
L
= 60pF, R
L
= 10kI, T
A
= -40NC to +105NC, unless otherwise noted. Typical values are
at T
A
= +25NC.) (Note 2)
PARAMETER
CLR
Pulse-Width Low
CLR
Rise to
CS
Fall
SYMBOL
t
CLPW
t
CSC
CONDITIONS
MIN
20
20
TYP
MAX
UNITS
ns
ns
Note 2:
Electrical specifications are production tested at T
A
= +25NC and T
A
= +105NC. Specifications over the entire operating
temperature range are guaranteed by design and characterization. Typical specifications are at T
A
= +25NC and are not
guaranteed.
Note 3:
Static accuracy tested without load.
Note 4:
Linearity is tested within 20mV of GND and V
DD
.
Note 5:
Gain and offset is tested within 100mV of GND and V
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
