电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5324D-C-GMR

产品描述clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out
产品类别无线/射频/通信    电信电路   
文件大小2MB,共72页
制造商Silicon Laboratories Inc
标准
下载文档 详细参数 选型对比 全文预览

SI5324D-C-GMR在线购买

供应商 器件名称 价格 最低购买 库存  
SI5324D-C-GMR - - 点击查看 点击购买

SI5324D-C-GMR概述

clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out

SI5324D-C-GMR规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Silicon Laboratories Inc
零件包装代码QFN
包装说明6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36
针数36
Reach Compliance Codecompli
应用程序SONET;SDH
JESD-30 代码S-XQCC-N36
长度6 mm
功能数量1
端子数量36
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料UNSPECIFIED
封装代码HVQCCN
封装形状SQUARE
封装形式CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度0.95 mm
标称供电电压1.8 V
表面贴装YES
电信集成电路类型ATM/SONET/SDH SUPPORT CIRCUIT
温度等级INDUSTRIAL
端子形式NO LEAD
端子节距0.5 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度6 mm

文档预览

下载PDF文档
Si5324
A
NY
- F
R E QUE N C Y
P
RECISION
C
LOCK
M
ULTIPLIER
/
J
I T T E R
A
TTENUATOR
Features
Generates any frequency from
2 kHz to 945 MHz and select
frequencies to 1.4 GHz from an
input frequency of 2 kHz to
710 MHz
Ultra-low jitter clock outputs as low
as 290 fs rms (12 kHz–20 MHz),
320 fs rms (50 kHz–80 MHz)
Integrated loop filter with
selectable loop bandwidth
(4– 525 Hz)
Meets ITU-T G.8251 and Telcordia
GR-253-CORE jitter specification
Hitless input clock switching with
phase build-out
Freerun, Digital Hold operation
Configurable signal format per
output (LVPECL, LVDS, CML,
CMOS)
Support for ITU G.709 and custom
FEC ratios (255/238, 255/237,
255/236, 239/237, 66/64, 239/238,
15/14, 253/221, 255/238)
LOL, LOS, FOS alarm outputs
I
2
C or SPI programmable
On-chip voltage regulator with high
PSNR
Single supply 1.8 ±5%, 2.5 ±10%,
or 3.3 V ±10%
Small size: 6 x 6 mm 36-lead QFN
Pb-free, ROHS-compliant
Ordering Information:
See page 64.
Pin Assignments
Applications
CKOUT1–
CKOUT2+
Broadcast video –3G/HD/SD-SDI,
Genlock
Packet Optical Transport Systems
(P-OTS), MSPP
OTN/OTU-1/2/3/4 Asynchronous
Demapping (Gapped Clock)
SONET OC-48/192/768,
SDH/STM-16/64/256 line cards
1/2/4/8/10G Fibre Channel line
cards
GbE/10/40/100G Synchronous
Ethernet (LAN/WAN)
Data converter clocking
Wireless base stations
Test and measurement
CMODE
CKOUT2–
GND
36 35 34 33 32 31 30 29 28
RST
NC
INT_C1B
C2B
VDD
XA
XB
GND
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18
RATE0
RATE1
CKIN2–
CKIN2+
CKIN1+
CKIN1–
VDD
LOL
NC
27 SDI
26 A2_SS
25 A1
CKOUT1+
24 A0
23 SDA_SDO
22 SCL
21 CS_CA
20 GND
19 GND
VDD
NC
GND
Pad
Description
The Si5324 is a low-bandwidth, jitter-attenuating, precision clock multiplier
for applications requiring sub 1 ps jitter performance with loop bandwidths
between 4 Hz and 525 Hz. The Si5324 accepts two input clocks ranging
from 2 kHz to 710 MHz and generates two output clocks ranging from 2 kHz
to 945 MHz and select frequencies to 1.4 GHz. The two outputs are divided
down separately from a common source. The Si5324 can also use its
external reference as a clock source for frequency synthesis. The device
provides virtually any frequency translation combination across this
operating range. The Si5324 input clock frequency and clock multiplication
ratio are programmable via an I
2
C or SPI interface. The Si5324 is based on
Silicon Laboratories' 3rd-generation DSPLL
®
technology, which provides
any-frequency synthesis and jitter attenuation in a highly integrated PLL
solution that eliminates the need for external VCXO and filter components.
The DSPLL loop bandwidth is digitally programmable, providing jitter
performance optimization at the application level. The Si5324 is ideal for
providing clock multiplication and jitter attenuation in high performance
timing applications.
NC
Rev. 1.1 1/14
Copyright © 2014 by Silicon Laboratories
NC
Si5324

SI5324D-C-GMR相似产品对比

SI5324D-C-GMR SI5324A-C-GMR SI5324B-C-GMR SI5324C-C-GMR SI5324C-C-GM
描述 clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out clock synthesizer / jitter cleaner Lo loop BW clk multi jitter attn 2in/out IC CLOCK MULT 2KHZ-346MHZ 36VQFN
是否Rohs认证 符合 符合 符合 符合 符合
零件包装代码 QFN QFN QFN QFN QFN
包装说明 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36 HVQCCN, 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36 HVQCCN,
针数 36 36 36 36 36
Reach Compliance Code compli compli compli compli compliant
应用程序 SONET;SDH SONET;SDH SONET;SDH SONET;SDH SONET;SDH
JESD-30 代码 S-XQCC-N36 S-XQCC-N36 S-XQCC-N36 S-XQCC-N36 S-XQCC-N36
长度 6 mm 6 mm 6 mm 6 mm 6 mm
功能数量 1 1 1 1 1
端子数量 36 36 36 36 36
最高工作温度 85 °C 85 °C 85 °C 85 °C 85 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 HVQCCN HVQCCN HVQCCN HVQCCN HVQCCN
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 0.95 mm 0.95 mm 0.95 mm 0.95 mm 0.95 mm
标称供电电压 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V
表面贴装 YES YES YES YES YES
电信集成电路类型 ATM/SONET/SDH SUPPORT CIRCUIT ATM/SONET/SDH SUPPORT CIRCUIT ATM/SONET/SDH SUPPORT CIRCUIT ATM/SONET/SDH SUPPORT CIRCUIT ATM/SONET/SDH SUPPORT CIRCUIT
温度等级 INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
端子位置 QUAD QUAD QUAD QUAD QUAD
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 6 mm 6 mm 6 mm 6 mm 6 mm
厂商名称 Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc -
求高手指教关于Quartus ii中testbench的问题
测试程序设置完成后 运行不出仿真图形 却出来这个错误 求高人指点啊。。。谢谢啦。。。...
Ester36 TI技术论坛
精华章位置影响使用
精华章覆盖的地方,比如第二页,下一页无法点击。 使用浏览器为chrome 647658 ...
不亦心 为我们提建议&公告
实用电源电路大全
:handshake...
terrykgm 电源技术
TI汽车资讯娱乐系统设计
http://player.youku.com/player.php/sid/XMzA3OTYwMTQw/v.swf...
德州仪器 模拟电子
血氧饱和度测量中的直流成分应该如何测量
如题,血氧饱和度的经验公式中有一个直流成分与交流成分的比值这一项,其中的直流成分应当怎样确定呢?大神求解释~...
23322697 医疗电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2780  551  536  2825  1010  18  24  42  32  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved