74HC7540; 74HCT7540
Octal Schmitt trigger buffer/line driver; 3-state; inverting
Rev. 4 — 31 December 2012
Product data sheet
1. General description
The 74HC7540; 74HCT7540 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard
No. 7A.
The 74HC7540; 74HCT7540 provides eight inverting buffer/line drivers with 3-state
outputs and Schmitt-trigger action. The 3-state outputs are controlled by the output enable
inputs OE1 and OE2. A HIGH on OEn causes the outputs to assume a high-impedance
OFF-state. Schmitt trigger action on the data inputs transforms slowly changing input
signals into sharply defined, jitter-free output signals.
The 74HC7540; 74HCT7540 is identical to the 74HC540; 74HCT540 but has hysteresis
on the data inputs.
2. Features and benefits
Inverting outputs
Low-power dissipation
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC7540N
74HCT7540N
74HC7540D
74HCT7540D
74HC7540DB
40 C
to +125
C
SSOP20
40 C
to +125
C
SO20
plastic small outline package; 20 leads;
body width 7.5 mm
plastic shrink small outline package; 20 leads;
body width 5.3 mm
SOT163-1
SOT339-1
40 C
to +125
C
Name
DIP20
Description
plastic dual in-line package; 20 leads (300 mil)
Version
SOT146-1
Type number
NXP Semiconductors
74HC7540; 74HCT7540
Octal Schmitt trigger buffer/line driver; 3-state; inverting
4. Functional diagram
$
<
$
<
$
<
$
<
(1
$
<
$
<
DDD
$
<
$
<
2(
2(
DDD
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
5. Pinning information
5.1 Pinning
+&
+&7
2(
$
$
$
$
$
$
$
$
9
&&
2(
<
<
<
<
<
<
<
<
DDD
+&
+&7
2(
$
$
$
$
$
$
$
$
9
&&
2(
<
<
<
<
<
<
<
<
DDD
*1'
*1'
Fig 3.
Pin configuration DIP20, SO20
Fig 4.
Pin configuration SSOP20
74HC_HCT7540
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 31 December 2012
2 of 16
NXP Semiconductors
74HC7540; 74HCT7540
Octal Schmitt trigger buffer/line driver; 3-state; inverting
5.2 Pin description
Table 2.
Symbol
OE1
A0 to A7
GND
Y0 to Y7
OE2
V
CC
Pin description
Pin
1
2, 3, 4, 5, 6, 7, 8, 9
10
19
20
Description
output enable input (active LOW)
data input
ground (0 V)
output enable input (active LOW)
supply voltage
18, 17, 16, 15, 14, 13, 12, 11 data output
6. Functional description
Table 3.
Control
OE1
L
L
X
H
[1]
Functional table
[1]
Input
OE2
L
L
H
X
An
L
H
X
X
Output
Yn
H
L
Z
Z
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
DIP20
SO20, SSOP20
[1]
[2]
[2]
Conditions
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
V
O
<
0.5
V or V
O
> V
CC
+ 0.5 V
0.5
V < V
O
< V
CC
+ 0.5 V
[1]
[1]
Min
0.5
-
-
-
-
70
65
-
-
Max
+7
20
20
35
70
-
+150
750
500
Unit
V
mA
mA
mA
mA
mA
C
mW
mW
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For DIP20 packages: above 70
C
the value of P
tot
derates linearly with 12 mW/K.
For SO20 packages: above 70
C
the value of P
tot
derates linearly with 8 mW/K.
For SSOP20 packages: above 60
C
the value of P
tot
derates linearly with 5.5 mW/K.
74HC_HCT7540
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 31 December 2012
3 of 16
NXP Semiconductors
74HC7540; 74HCT7540
Octal Schmitt trigger buffer/line driver; 3-state; inverting
8. Recommended operating conditions
Table 5.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
V
CC
V
I
V
O
T
amb
supply voltage
input voltage
output voltage
ambient temperature
Conditions
74HC7540
Min
2.0
0
0
40
Typ
5.0
-
-
+25
Max
6.0
V
CC
V
CC
+125
74HCT7540
Min
4.5
0
0
40
Typ
5.0
-
-
+25
Max
5.5
V
CC
V
CC
+125
V
V
V
C
Unit
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
T
amb
= 25
C
Min
74HC7540
V
OH
HIGH-level
output voltage
V
I
= V
T+
or V
T
I
O
=
20 A;
V
CC
= 2.0 V
I
O
=
20 A;
V
CC
= 4.5 V
I
O
=
20 A;
V
CC
= 6.0 V
I
O
=
6.0
mA; V
CC
= 4.5 V
I
O
=
7.8
mA; V
CC
= 6.0 V
V
OL
LOW-level
output voltage
V
I
= V
T+
or V
T
I
O
= 20
A;
V
CC
= 2.0 V
I
O
= 20
A;
V
CC
= 4.5 V
I
O
= 20
A;
V
CC
= 6.0 V
I
O
= 6.0 mA; V
CC
= 4.5 V
I
O
= 7.8 mA; V
CC
= 6.0 V
I
I
I
OZ
input leakage
current
OFF-state
output current
V
I
= V
CC
or GND; V
CC
= 6.0 V
per input pin; V
I
= V
T+
or V
T
;
V
O
= V
CC
or GND;
other inputs at V
CC
or GND;
V
CC
= 6.0 V; I
O
= 0 A
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 6.0 V
-
-
-
-
-
-
-
0
0
0
0.15
0.16
-
-
0.1
0.1
0.1
0.26
0.26
0.1
0.5
-
-
-
-
-
-
-
0.1
0.1
0.1
0.33
0.33
1.0
5.0
-
-
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
1.0
10
V
V
V
V
V
A
A
1.9
4.4
5.9
3.98
5.48
2.0
4.5
6.0
4.32
5.81
-
-
-
-
-
1.9
4.4
5.9
3.84
5.34
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
Typ
Max
T
amb
=
40 C
to +85
C
Min
Max
T
amb
=
40 C
to +125
C
Min
Max
Unit
I
CC
C
I
supply current
input
capacitance
HIGH-level
output voltage
-
-
-
3.5
8.0
-
-
-
80
-
-
-
160
-
A
pF
74HCT7540
V
OH
V
I
= V
T+
or V
T
; V
CC
= 4.5 V
I
O
=
20 A
I
O
=
6.0
mA
74HC_HCT7540
4.4
3.98
4.5
4.32
-
-
4.4
3.84
-
-
4.4
3.7
-
-
V
V
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 31 December 2012
4 of 16
NXP Semiconductors
74HC7540; 74HCT7540
Octal Schmitt trigger buffer/line driver; 3-state; inverting
Table 6.
Static characteristics
…continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
T
amb
= 25
C
Min
V
OL
LOW-level
output voltage
V
I
= V
T+
or V
T
; V
CC
= 4.5 V
I
O
= 20
A;
I
O
= 6.0 mA;
I
I
I
OZ
input leakage
current
OFF-state
output current
V
I
= V
CC
or GND; V
CC
= 5.5 V
per input pin; V
I
= V
T+
or V
T
;
V
O
= V
CC
or GND;
other inputs at V
CC
or GND;
V
CC
= 5.5 V; I
O
= 0 A
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input pin; I
O
= 0 A;
V
I
= V
CC
2.1 V;
other inputs at V
CC
or GND;
V
CC
= 4.5 V to 5.5 V
An input
OEn input
C
I
input
capacitance
-
-
-
20
130
3.5
72
468
-
-
-
-
90
585
-
-
-
-
98
637
-
A
A
pF
-
-
-
-
0
0.15
-
-
0.1
0.26
0.1
0.5
-
-
-
-
0.1
0.33
1.0
5.0
-
-
-
-
0.1
0.4
1.0
10
V
V
A
A
Typ
Max
T
amb
=
40 C
to +85
C
Min
Max
T
amb
=
40 C
to +125
C
Min
Max
Unit
I
CC
I
CC
supply current
additional
supply current
-
-
8.0
-
80
-
160
A
10. Dynamic characteristics
Table 7.
Dynamic characteristics
GND = 0 V; C
L
= 50 pF; for test circuit see
Figure 7.
Symbol Parameter
74HC7540
t
pd
propagation delay An to Yn; see
Figure 5
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 5.0 V; C
L
= 15 pF
V
CC
= 6.0 V
t
en
enable time
OEn to Yn; see
Figure 6
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
t
dis
disable time
OEn to Yn; see
Figure 6
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
[1]
[1]
[1]
Conditions
T
amb
= 25
C
Min
Typ
Max
T
amb
=
40 C
to +125
C
Max (85
C)
Max (125
C)
Unit
-
-
-
-
-
-
-
-
-
-
39
14
11
11
41
15
12
52
19
15
120
24
-
20
150
30
26
150
30
26
150
30
-
26
190
38
33
190
38
33
180
36
-
31
225
45
38
225
45
38
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
74HC_HCT7540
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 31 December 2012
5 of 16
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
