电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

XCTQ10111700D

产品描述RES NET,THIN FILM,1.17K OHMS,200WV,.5% +/-TOL,-100,100PPM TC,0303 CASE
产品类别无源元件    电阻器   
文件大小98KB,共3页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准  
下载文档 详细参数 全文预览

XCTQ10111700D概述

RES NET,THIN FILM,1.17K OHMS,200WV,.5% +/-TOL,-100,100PPM TC,0303 CASE

XCTQ10111700D规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Objectid1178207472
包装说明SMT, 0303
Reach Compliance Codeunknown
ECCN代码EAR99
构造Chip
制造商序列号CTQ
网络类型Center Tap
端子数量6
最高工作温度125 °C
最低工作温度-55 °C
封装高度0.254 mm
封装长度0.762 mm
封装形式SMT
封装宽度0.762 mm
包装方法Tray
额定功率耗散 (P)0.06 W
电阻1170 Ω
电阻器类型ARRAY/NETWORK RESISTOR
系列CTQ
尺寸代码0303
温度系数100 ppm/°C
容差0.5%
工作电压200 V

文档预览

下载PDF文档
CTQ
Vishay Electro-Films
Thin Film Center-Tapped Resistors
CHIP
RESISTORS
FEATURES
Product may
not be to scale
Wire bondable
Center tap feature
Chip size: 0.030 inches square
Resistance range total: 10
Ω
to 1 MΩ
Resistor material: Tantalum nitride, self-passivating
Moisture resistant
Quartz substrate
Low shunt capacitance < 0.1 pF
I
V
The CTQ series resistor chips offer a wide resistance range with
lower shunt capacitance than can be offered with the silicon
based resistors but only at a lower power level.
The CTQ offers the designer flexibility in use as either a
single value resistor or as two resistor with a center tap
feature. The CTQs six bonding pads allows the user
increased layout flexibility.
The CTQs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The CTQs are 100 % electrically tested and
visually inspected to MIL-STD-883.
R
A
R
B
V
I
V
APPLICATIONS
The CTQ center-tapped resistor chips are used mainly in feedback circuits of amplifiers where ratio matching, low shunt
capacitance and tracking between two resistors is critical.
For low values, the resistance of the six bonding pad configuration can vary, depending on the method of measurement used.
Vishay EFI measures low-value resistors by the four-wire kelvin technique.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.5 %
0.1 %
PROCESS CODE
CLASS H*
CLASS K*
132
130
131
102
100
101
*MIL-PRF-38534 inspection criteria
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
10
Ω
25
Ω
100
Ω
360 kΩ 620 kΩ 1 MΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
TCR Tracking Between Halves (R
A
,
R
B
)
Center Tap Ratio,
R
A
/R
B
: Tolerance
Noise, MIL-STD-202, Method 308, 100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Moisture Resistance, MIL-STD-202, Method 106
Stability, 1000 h, + 125 °C, 30 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
*5 ppm/°C for
R
< 100. 20 ppm/°C for
R
< 20
www.vishay.com
82
For technical questions, contact: efi@vishay.com
Document Number: 61030
Revision: 13-Mar-08
± 2 ppm/°C*
1 ± 1 % standard
- 35 dB typ.
- 20 db typ.
± 0.5 % max.
ΔR/R
± 0.25 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.1 % max.
ΔR/R
± 0.2 % max.
ΔR/R
400 V
10
12
min.
200 V
60 mW
± 0.25 % max.
ΔR/R
%
请各位高手指教,下面的电路能不能成立,不能成立的原因是什么?
http://images22.51.com/6000/tf_digital/87d285dd879de62385f561622f9df420.jpg 电路是我自己画的,个人分析如下,有不对的地方希望大家指正:谢谢~ 1》通电,12V经R1到Q1的C极 ......
xiong8707 PCB设计
测试MSP430F1232自启动时间!!
请教各位朋友。现在用F1232 做一个电路并下载配置好了程序,但不知道如何测的出片子的自启动时间。希望大家帮忙指教!!!...
neal9431 微控制器 MCU
【TI DLP创意征集】+迷你随身床头投影仪
儿子2岁多,特别喜欢看动画片, 可手机看着伤眼,电视看着也不爽 如果有一个投影仪,投在天花板上 躺在床上看多舒服啊 当然这种淘宝也有, 不过不便携, 我希望的是,随时可以冲电,小巧 ......
fxyc87 TI技术论坛
Quenching the thirst of RF power amps and extending the life
State-of-The-Art in Efficient Linear PAsThere have been several techniques proposed to improve the average efficiency of linear PAs, and most notable are the dual PA (Doherty), env ......
fly 无线连接
HELPER2416开发板助学计划2-win8.1下的编译环境搭建
板子收到了,第一个是打算搭建编译环境,最简单的办法就是用光盘里的FC12镜像.那就需要我们搭建虚拟机. 1.虚拟机的选择. 虚拟机软件有很多,最常见的是微软的VMware和Oracle的VirtualBox.微软的 ......
shower.xu 嵌入式系统
请问单口ram可否用来进行时钟域隔离呢
一般看到的都是使用dpram或fifo进行时钟域隔离,可是今天例化了一下单口ram,发现单口的也可以有两个时钟,input clk, output clk,那请问这样是否可以用来做时钟哉隔离呢?input clk为源时钟域 ......
greenapl1985 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1124  1317  678  473  1820  23  27  14  10  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved