Philips Semiconductors
Preliminary specification
Channel encoder/decoder CDR60
CONTENTS
1
2
3
4
5
6
6.1
6.2
7
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
7.12
7.13
7.14
7.15
7.16
7.17
8
FEATURES
GENERAL DESCRIPTION
QUICK REFERENCE DATA
ORDERING INFORMATION
BLOCK DIAGRAM
PINNING INFORMATION
Pinning
Pin description
FUNCTIONAL DESCRIPTION
Microprocessor interfaces
Register map
System clocks
HF analog front-end
Bit recovery
Decoder function
Subcode interface
Digital output
Serial output interface
Motor control
The serial in function
The subcode insert function
The data encoder block
Encode control block
The EFM modulator
The EFM clock generator
The Wobble processor
LIMITING VALUES
10.7
11
12
12.1
12.2
12.3
12.4
12.5
13
14
15
9
9.1
10
10.1
10.2
10.3
10.4
10.5
10.6
SAA7392
OPERATING CHARACTERISTICS
ADC and AGC parameters
APPLICATION INFORMATION
Write start control of encoder in CD-ROM mode
Write start control of encoder in Audio mode
Start-up of encode in flow-control operation
Start-up of encoder in synchronous stream
mode
Operating CDR60 in CAV mode, flow control
on input stream
Operating in CLV Mode, Flow Control on Input
Stream
Operating in CLV Mode, Synchronous Stream
Operation
PACKAGE OUTLINE
SOLDERING
Introduction to soldering surface mount
packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for
wave and reflow soldering methods
DEFINITIONS
LIFE SUPPORT APPLICATIONS
PURCHASE OF PHILIPS I
2
C COMPONENTS
2000 Mar 21
2
Philips Semiconductors
Preliminary specification
Channel encoder/decoder CDR60
1
FEATURES
SAA7392
•
Very high speed Compact Disc (CD) compatible
decoding and encoding device
•
On-chip Analog-to-Digital Converter (ADC) and
Automatic Gain Control (AGC) for HF data capture
•
Eight-to-Fourteen Modulation (EFM)
•
Advanced motor control loop to allow CAV, CLV and
pseudo-CLV playback
•
Integrated FIFO for de-coupling of mechanism speed
and application speed
•
Versatile output interface allowing different I
2
S-bus and
Electronic Industries Association of Japan (EIAJ)
formats
•
Device is fully compatible with ELM, PLUM and Sanyo
CD-ROM block decoders
•
Quad-pass CIRC correction for CD mode
(C1-C2-C1-C2)
•
Subcode/header processing for CD format
•
Frequency multiplier allows use of a 8 MHz crystal.
2
GENERAL DESCRIPTION
The bit detector recovers the individual bits from the
incoming signal, correcting asymmetry, performing noise
filtering and equalisation, and recovering the channel bit
clock using a digital PLL. The demodulator converts the
EFM bits to byte-wide data symbols, before passing them
onto the decoder for subcode extraction, de-interleaving
and error correction. The decoded data is then made
available via the multi-function serial output interface.
The encode datapath takes data symbols from the block
encoder/decoder via the serial data and subcode input
functions, encoding them via the encoder block. The
encoded data stream is passed to the EFM modulator,
which generates the required EFM signal, output as a
digital bit stream. The encode process is controlled via the
Wobble processor, encode control and EFM clock
generator functions.
As well as these two data processing sections, three
further blocks support overall device operation. The
system clock generator provides all digital clocks required
by the CDR60. The motor servo allows the CDR60 to
control the spindle motor and is controlled by the
microprocessor interface. This interface can be accessed
either via a parallel (80C51) or a serial (I
2
C-bus) interface.
CDR60 is a channel encoder/decoder for
CD/CD-R/CD-RW/CD Audio Recorder systems. It
incorporates all logic and RAM required for the complete
encoding and decoding processes.
There are two main datapaths through the CDR60 device.
The decode datapath captures the incoming EFM data
stream via the HF ADC and AGC functions.
3
QUICK REFERENCE DATA
SYMBOL
V
DDD
V
DDA
V
DDE
I
DD
f
xtal
T
amb
T
stg
4
PARAMETER
supply voltage (core and pad ring)
supply voltage (analog)
supply voltage (output drivers)
supply current
crystal frequency
operating ambient temperature
storage temperature
MIN.
3.0
3.0
3.0
−
8
0
−55
3.3
3.3
3.3
200
TYP.
3.6
3.6
3.6
−
33
70
MAX.
V
V
V
mA
UNIT
8.4672
−
−
MHz
°C
°C
+125
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
LQFP80
DESCRIPTION
plastic low profile quad flat package; 80 leads; body 12
×
12
×
1.4 mm
3
VERSION
SOT315-1
SAA7392HL
2000 Mar 21
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
