电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

88X201X

产品描述XAUI system-side interface (88X2011/10)
文件大小177KB,共2页
制造商Maxell
官网地址http://www.maxell.com
下载文档 全文预览

88X201X概述

XAUI system-side interface (88X2011/10)

文档预览

下载PDF文档
Marvell Alaska 88X201x
Integrated 10 Gbps 802.3ae Compliant Ethernet Transceivers
PRODUCT OVERVIEW
The Marvell
®
Alaska
®
X 88X201x series of physical layer (PHY) transceivers is a complete solution for 10GBASE-SR/LR/ER/
SW/LW/EW 802.3ae compliant applications.
The 88X2010, 88X2011, 88X2012, and 88X2013 transceivers are fully integrated single-chip devices that perform all the
physical functions for 10 Gigabit Ethernet (GbE), 10 Gigabit Fibre Channel LAN (88X2010, 88X2012), and LAN/WAN (88X2011,
88X2013) applications, delivering high-speed bi-directional point-to-point data transmissions. The devices provide
exibility
with the 88X2010 and 88X2011 supporting the 10 GbE Attachment Unit Interface (XAUI), and the 88X2012 and 88X2013
supporting the 10 Gigabit Media Independent Interface (XGMII); each adhering to IEEE 802.3ae specifications.
The 88X2012 and 88X2013 include the PMD, PMA, WIS (88X2013 only), and PCS sub-layer standards. The 88X2010 and
88X2011 additionally have an integrated XGXS function for XAUI support (with 88X2011 supporting additional WIS). Each of
these Alaska X 10 GbE PHYs is housed in design-efficient 256-pin 17x17 TFBGA packages.
The Alaska X 88X201x PHYs enable short reach (SR/SW), long reach (LR/LW), or extended reach (ER/EW) applications for
module implementation or system board implementation in LAN or LAN/WAN form. On the system side, the PHYs can support
XAUI or XGMII modes; while on the line-side they support the serial 10 Gbps XFI interface. The XFI interface is ideal for
connecting to the smaller XFP module. In cases of XENPAK, XPAK, or X2 module designs the 88X2011 or 88X2010 can be
integrated onto the module itself.
BLOCK DIAGRAM
Fig 1. Marvell 10 Gbps Ethernet PHYs—88X2010 LAN XAUI/XFI PHY, 88X2011 LAN/WAN XAUI/XFI PHY, 88X2012 LAN XGMII/XFI PHY,
and 88X2013 LAN/WAN XGMII/XFI PHY
KEY FEATURES AND BENEFITS
FEATURES
XAUI system-side interface (88X2011/10)
XGMII system-side interface (88X2012/13)
Fully integrated limiting amplifier, CMU/CDR, SERDES, PCS/PMA
Optional WIS for EOS (Ethernet Over SONET) and WAN applications (88X2011/13)
Integrated XFP reference clock output (divide by 64)
Exceed SONET jitter requirements
XG-MDC/MDIO management interface
Industrial temperature support (88X2011)
BENEFITS
Compatible mode with industry standard interface
Low pin count, increased PCB trace-ability and lower power
Enables support for legacy switch and MAC interfaces
Single-chip solution for 10 GbE applications
Ability to support LAN only or both LAN/WAN applications with
a single transceiver
Eliminates requirement for separate XFP reference clock
Reduce BOM (bill of materials)
Surpasses stringent SONET jitter requirements
Flexible management options
Support for extreme temperature requirements

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 13  1841  619  2657  2890  42  25  50  32  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved