IS61QDPB41M18A1,IS61QDPB41M18A1 pdf中文资料,IS61QDPB41M18A1引脚图,IS61QDPB41M18A1电路-Datasheet-电子工程世界

Datasheet> 器件分类 > IS61QDPB41M18A1

文档预览

IS61QDPB41M18A1: 产品描述512Kx36 and 1Mx18 configuration available; 文件大小647KB，共33页; 制造商ISSI(芯成半导体); 官网地址http://www.issi.com/

下载文档选型对比全文预览

IS61QDPB41M18A1概述

512Kx36 and 1Mx18 configuration available

文档预览

下载PDF文档

全文
预览

IS61QDPB41M18A/A1/A2

IS61QDPB451236A/A1/A2

1Mx18, 512Kx36

18Mb QUADP (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



512Kx36 and 1Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data

valid window.

Separate independent read and write ports with

concurrent read and write operations.

Synchronous pipeline read with late write operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output interface.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (A/A1/A2) is to define options.

IS61QDPB451236A : Don’t care ODT function

and pin connection

IS61QDPB451236A 1 : Option1

IS61QDPB451236A 2 : Option2

Refer to more detail description at page 6 for each

ODT option.

NOVEMBER 2014

DESCRIPTION

The 18Mb IS61QDPB451236A/A1/A2 and

IS61QDPB41M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUADP (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the fourth and fifth rising

edges of the K clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. B

10/02/2014

IS61QDPB41M18A/A1/A2

IS61QDPB451236A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free running

clocks and do not stop when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

supply

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. B

10/02/2014

IS61QDPB41M18A/A1/A2

IS61QDPB451236A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

values. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Locked Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to

enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match

the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. B

10/02/2014

IS61QDPB41M18A1相似产品对比

	IS61QDPB41M18A1	IS61QDPB41M18A2	IS61QDPB41M18A
描述	512Kx36 and 1Mx18 configuration available	512Kx36 and 1Mx18 configuration available	512Kx36 and 1Mx18 configuration available

推荐资源

具有退饱和保护的抗过饱和功能删除电路原理图

风华牌BCD-220型电冰箱电路

电子灭蝇器电路

传感器OPA129型超低失调电压隔离运算放大电路

无线“随身听”接收端电路

FET氧传感器测量电路

问一个sd卡中断的问题: 我现在要做一个arm 2410 的系统，为了省电，希望平时LCD是处于关闭状态，当有SD卡插入时，lcd开启并启动自定的一个GUI，当在gui中完成操作后关闭时lcd也关闭。sd卡插入时产生中断，然后应该是sd ......; 123amy 嵌入式系统

Nucleo心得+关于STM32L053开发板资料汇总: Nucleo是意法半导体加入ARM embed项目后的又一个风格系列板卡，有两个鲜明的特点：1.兼容Arduino UNO R3 Shield扩展板； 2. 支持ARM embed项目。或许有人会有疑问，什么是ARM embed项目？mbed ......; chen8710 stm32/stm8

一种六维加速度传感器原理的研究: 一种六维加速度传感器原理的研究描述一个物体在空间中运动的位置和姿态需要六个独立参量，包括描述物体质心位置的三个参量和姿态倾角的三个参量。在无陀螺捷联惯导系统中，通过对采用加速度传 ......; qixiangyujj 机器人开发

SQLite中文乱码问题: 用evc编写应用程序，开发数据库管理系统。设置encoding为UTF-8，能够插入中文数据，用SQLite Expert Personal看数据库，中文正常。别的程序查询数据库，并显示于EDIT控件中，正常。但是使用list ......; xsllinlin 嵌入式系统

教你读电子元器件电路图: 读图就是要看懂一个电原理图，即弄清电路由哪几部分组成及它们之间的联系和总的性能(如有可能，还要粗略估算性能指标)。电子电路的主要任务是对信号进行处理，只是处理的方式(如放大、滤波、变 ......; liumnqti 测试/测量

【中秋特惠就到9月8日!】四款MSP430热门开发工具！低至5折!: 四款MSP430热门开发工具！8月21日到9月8日! 全球500套，数量有限，售完即止167258 更多详情：http://www.deyisupport.com/question_answer/microcontrollers/msp430/f/55/t/69598.aspx eewor ......; EEWORLD社区微控制器 MCU

手机无线芯片出货量放缓但前景可期

　　市场研究集团Forward Concepts通过对WSTS的最新半导体出货量统计数据进行分析，认为尽管出现了手机芯片的出货量放缓现象，但对统计的数据表示质疑。　　手机专用DSP和RISC芯片的五月份出货量比四月份增加了8%，从去年五月份累计增长率为47%。　　Forward Concepts的总裁Will Strauss同时也指出，WSTS的报告称用于无线设备的DSP五月份出货量比四...[详细]
我国首台遗传性耳聋基因芯片检测系统

　　“遗传性耳聋基因芯片检测系统”研发日前获得成功，从而为耳聋出生缺陷的“早发现、早预防、早治疗”，提供了有效的高科技手段。　　据了解，以往临床医生对于耳聋预防可采取的办法很少，而且效果不佳。这项由生物芯片北京国家工程研究中心等单位联合取得的成果，可快速准确检测出遗传性耳聋成因，并有针对性地指导治疗。　　中国聋儿康复研究中心副主任孙喜斌教授介绍，我国有听力障碍患者总数达2780万多人，...[详细]
Intel CEO:收入激增受益于全球芯片销量

　　英特尔公司的首席执行官10日声称，公司第二季度良好表现受益于全球芯片销量的强劲增长。　　综合外电7月10日报道，英特尔公司（IntelCorp）首席执行官保罗·欧德宁(PaulOtellini)10日声称，公司正在从国外强劲增长的芯片销售中获益。他认为英特尔公司不同于美国其他公司之处在于英特尔公司75％的收入并不是来自美国，公司的足迹遍及全球。全球市场对公司产品的需求确实非常强劲。　...[详细]
未来几年忆阻器发展将迎来黄金时期

　　电子电路理论中的第四种无源元件——忆阻器（Memristor），通过控制衬底（基片）材料有望在2009年制作出一种新的存储器，从而向制造原型迈进了一大步。　　4月，HP Labs的研究者声称他们已经制造出忆阻器，加州大学伯克利分校的蔡少棠教授在1971年的一篇论文中，假定其为第四种无源元件，其他三种则是电阻器、电容器和电感器。如今，HP Labs声称他们已经证实了怎样控制忆阻器材料，它会...[详细]
2013年以后全球生物芯片将达38亿美元

　　美国BCC市场调研公司日前发表的生物芯片市场调查报告称，2007年，全球生物芯片市场大约为19.379亿美元，2008年将达到21.156亿美元，2013年这一市场可望达到38亿美元，年增长率高达12.7%。　　目前，DNA芯片占据的市场份额最大，2007年达9.473亿美元，2008年将达9.99亿美元，2013年将升至16.44亿美元，年增长率 10.8%。由于基因表达芯片产品（也属于...[详细]
开拓医疗电子数据转换器扮重要角色

　　根据专业研究机构Databeans最新的报告内容，2007年医疗半导体市场超过26.3亿美元。由于产品设计对于更小尺寸、更低功耗与更高速度的要求提高，因此数据转换器、传感器和电源芯片成为医疗电子需求最大的半导体器件。　　作为连接模拟和数字世界的桥梁，数据转换器是电子产品数字化的关键，它定义了图像、声音、精度、速度和用户接口。在当今大多数高性能医学成像设备中，对数据转换器的性能要求越来越...[详细]
机顶盒该淘汰专家建议停售转向一体机

买了高清电视机之后，还需要装个数字电视机顶盒才能收看到高清电视节目的时代将被淘汰。在昨天举行的“上海高清数字电视应用发展论坛”上，上海市信息家电行业协会秘书长王长崧表示，数字电视机顶盒已不能适应数字电视发展需要，建议限期禁止模拟电视机销售，积极发展数字电视一体机。 “让老百姓花上万元买个平板电视，却看不到数字电视，除非配个机顶盒。不仅不合理，还会造成资源浪费。”在昨天的会议上，王长崧介绍说，机...[详细]
动态范围压缩，得到绝佳音质的好选择？

　　如果谈资论辈，似乎再也没有像“动态范围压缩”这样堂而皇之地人为制造失真，反而受到好评的例子了！当然，除非你是狂热的音响“发烧友”，对声音质量绝不妥协。　　更多的时候，你会权衡面积、器件成本、设计成本等因素，转而对动态范围压缩抛出橄榄枝。而TI首款具有动态范围压缩功能的立体声D类放大器的推出似乎也是情理之中的事情。　　平常我们所说的动态范围是最强声音与最弱声音的强度差，单位用“db” ...[详细]
TI推出最低功耗D的零漂移仪表放大器

2008 年 7 月 1 8 日德州仪器 (TI) 宣布推出一款业界功耗最低的零漂移仪表放大器，从而实现了高精确度、低功耗以及低电源电压的完美结合。与性能最接近的竞争产品相比，该器件实现了最低的静态电流与输入偏置电流，以及出色的功率噪声比、极低的失调电压／漂移和 1.8 V 工作电压等众多优异特性。因此，该款 INA333 器件能够在提高精确度与稳定性的同...[详细]
数字信号处理（DSP ）系统测试和调试3

　　仿真的基本原理　　仿真是一种被用在嵌入式系统开发领域的技术。它可以给系统开发者带来集成硬件和软件所需的可控制性和可视性，有效地模仿DSP 处理器的电气特征和性能，同时让工程师更清晰地了解处理器的活动并加以控制。　　仿真器包含了硬件和软件技术。仿真硬件方面由DSP 芯片上的功能构成，它可以采集数据。该数据提供了有关系统活动状态和其它可视性的信息。硬件还需要从DSP 设备上高速获取此类信息，...[详细]
英特尔宣布完成首款无线WiMax芯片设计

　　英特尔近日宣布已经完成了首款移动WiMax芯片的设计，预计这一产品最早将于2008年出现在笔记本中。值得注意的是，英特尔计划将WiMax芯片同Wi-Fi整合在一起，打造一款名为“WiMax Connection 2300”的芯片组。　　首款WiMax芯片设计的完成，意味着英特尔距离创建一个完整移动WiMax平台的目标又近了一步。英特尔希望通过这一平台在更广阔的范围内为用户提供更快的无线互...[详细]
Intel上网本Atom芯片价格高出上网机52%

　　用于英特尔公司大众版上网本的Atom芯片的价格与其同一芯片的上网机版价格相比，高出了52%。据根英特尔公司提供的最新价格表显示，Atom N270的价格为44美元，而Atom 230的价格为29美元。　　Atom是英特尔公司尺寸最小、能耗最低的处理器产品，它已被广泛地用于上网机中，诸如华硕公司的易PC、微星公司的Wind、宏基的Aspire one和技嘉公司的M912等。由于其体积小、重...[详细]
AD8302在幅相检测系统中的应用

　　AD8302 简介　　AD8302是ADI公司的用于RF/IF幅度和相位测量的单片集成电路，主要由精密匹配的两个宽带对数检波器、一个相位检波器、输出放大器组、一个偏置单元和一个输出参考电压缓冲器等部分组成，能同时测量从低频到2.7GHz频率范围内的两输入信号之间的幅度比和相位差，可应用于RF/IF功率放大器线性比的测量、RF功率的精确控制、驻波比测量及远程系统的监视和诊断等。AD8302...[详细]
东工大与柯尼卡美能达试制出无铅类喷墨头

【日经BP社报道】东京工业大学研究生院理工学研究专业的鹤见敬章教授率领的研究小组与柯尼卡美能达集团下属的业务公司柯尼卡美能达IJ（东京都日野市），采用不含铅的新型压电材料“KNN”（钾、钠及铌元素符号的第一个字母）试制出了喷墨头，并成功喷出油墨微粒子。此次试制的喷墨头为采用剪力式（Share Mode：不是通过压电元件的伸缩变形，而是通过切断变形来喷射油墨的方式）驱动压电元件的新型产品。 ...[详细]
奔驰Vito119医疗车交付北京急救中心使用

　　7月23日，国药控股北京华鸿携手戴姆勒向北京急救中心转交82台梅赛德斯—奔驰Vito（威霆）119机动型医疗车交接仪式及北京急救中心备战奥运急救演练活动在京隆重举行。在2008北京奥运会即将来临之际，引进具有最前沿科技、配备最先进医疗装备的高端Vito119机动型医疗车，将为本次奥运盛会的卫生保障及场馆急救提供坚实可靠的支持。　　集优越设计、强劲动力和出众的操控性于一身，梅赛德斯—奔驰V...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多