电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

PT7M6314US36D3

产品描述Supervisory Circuit
文件大小420KB,共8页
制造商Pericom Semiconductor Corporation (Diodes Incorporated)
官网地址https://www.diodes.com/
下载文档 全文预览

PT7M6314US36D3概述

Supervisory Circuit

文档预览

下载PDF文档
PT7M6314US
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Supervisory Circuit
Features
Highly accurate:
1.5%
(25°
C)
Detect voltage range: 1.8 to 5V in 100mV increments
Operating voltage range: 1.0V ~ 5.5V
Operating temperature range: -40° to + 85°
C
C
Detect voltage temperature characteristics:
2.5% 
TYP
Output configuration: Bi-dir
Four reset timeout period available:
typical 1.6ms for PT7M6314USxxD1;
typical 26ms for PT7M6314USxxD2;
typical 200ms for PT7M6314USxxD3;
typical 1570ms for PT7M6314USxxD4;
General Description
The series are designed to monitor power supplies in µ
P
and digital systems. It provides excellent circuit
reliability and low cost by eliminating external
components and adjustments, and a debounced manual
reset input.
This device performs a single function: it asserts a reset
signal whenever the V
CC
supply voltage falls below a
preset threshold or whenever manual reset is asserted.
Reset remains asserted for an internally programmed
interval (reset timeout period) after V
CC
has risen above
the reset threshold or manual reset is de-asserted.
PT7M6314USxx are bidirectional output, allowing it to
be directly connected to µ with bidirectional reset inputs.
P
The serials come with factory-trimmed reset threshold
voltages in 100mV increments from 2.5V to 5V. Preset
timeout periods of 200ms and 1570ms (typ.) are available.
Pin Configuration
PT7M6315USxxD3F/D4F
1
GND
VCC
4
2
RST
SOT143-4
MR
3
Pin Description
Name Type
RST
I/O
Description
Reset Output and Pushbutton Input:
RST is asserted when V
CC
drops below voltage threshold V
TH-
. Active
low. When other devices pull RST low, the device will speed its rising edge once the reset condition release.
Manual Reset:
A logic low on MR asserts reset. Reset remains asserted as long as MR is low, and for the
reset timeout period (t
RS
) after the reset conditions are terminated. Connect to V
CC
if not used.
Ground
Supply Voltage.
MR
GND
V
CC
I
P
P
2016-01-0003
1
PT0196-6
01/15/16

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 424  2410  126  1651  1370  9  49  3  34  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved