DS87C530
PRELIMINARY
DS87C530
EPROM Micro with Real Time Clock
FEATURES
PACKAGE OUTLINE
7
1
47
•
80C52 Compatible
–
–
–
–
8051 Instruction set
Four 8–bit I/O ports
Three 16–bit timer/counters
256 bytes scratchpad RAM
8
46
•
Large On–chip Memory
– 16KB EPROM (OTP)
– 1KB extra on–chip SRAM for MOVX
•
ROMSIZE
TM
Feature
– Selects effective on–chip ROM size from
0 to 16KB
– Allows access to entire external memory map
– Dynamically adjustable by software
– Useful as boot block for external Flash
–
On–chip Real Time Clock w/ Alarm Interrupt
–
Battery backup support of 1KB SRAM
DALLAS
DS87C530
20
21
39
52–PIN PLCC
52–PIN CER QUAD
27
33
34
•
Nonvolatile Functions
40
26
•
High–Speed Architecture
–
–
–
–
–
4 clocks/machine cycle (8051 = 12)
Runs DC to 33 MHz clock rates
Single–cycle instruction in 121 ns
Dual data pointer
Optional variable length MOVX to access
fast/slow RAM /peripherals
DALLAS
DS87C530
52
14
13
52–PIN TQFP OUTLINE
•
Power Management Mode
– Programmable clock source saves power
– Runs from (crystal/64) or (crystal/1024)
– Provides automatic hardware and software exit
DESCRIPTION
The DS87C530 is an 8051 compatible microcontroller
based on the Dallas High Speed core. It uses four clocks
per instruction cycle instead of 12 used by the standard
8051. It also provides a unique mix of peripherals not
widely available on other processors. They include an
on–chip Real Time Clock (RTC) and battery back up
support for an on–chip 1K x 8 SRAM. The new Power
Management Mode allows software to select reduced
power operation while still processing.
•
EMI Reduction Mode disables ALE
•
High integration controller includes:
– Power–fail reset
– Early–warning power–fail interrupt
– Programmable Watchdog timer
•
Two full–duplex hardware serial ports
•
14 total interrupt sources with 6 external
ECopyright
1995 by Dallas Semiconductor Corporation.
All Rights Reserved. For important information regarding
patents and other intellectual property rights, please refer to
Dallas Semiconductor data books.
022197 1/40
DS87C530
A combination of high performance microcontroller
core, real time clock, battery backed SRAM, and power
management makes the DS87C530 ideal for instru-
ments and portable applications. It also provides sev-
eral peripherals found on other Dallas High–Speed
Microcontrollers. These include two independent serial
ports, two data pointers, on–chip power monitor with
brown–out detection and a watchdog timer.
Power Management Mode (PMM) allows software to
select a slower CPU clock. While default operation uses
four clocks per machine cycle, the PMM runs the pro-
cessor at 64 or 1024 clocks per cycle. There is a corre-
sponding drop in power consumption when the proces-
sor slows.
Note: The DS87C530 is a monolithic device. A user
must supply an external battery or super–cap and a
32.768 KHz timekeeping crystal to have permanently
powered timekeeping or nonvolatile RAM. The
DS87C530 provides all the support and switching cir-
cuitry needed to manage these resources.
ORDERING INFORMATION
PART NUMBER
DS87C530–QCL
DS87C530–QNL
DS87C530–KCL
DS87C530–ECL
DS87C530–ENL
PACKAGE
52–pin PLCC
52–pin PLCC
52–pin windowed CERQUAD
52–PIN TQFP
52–PIN TQFP
MAX. CLOCK SPEED
33 MHz
33 MHz
33 MHz
33 MHz
33 MHz
TEMPERATURE RANGE
0°C to 70°C
–40°C to +85°C
0°C to 70°C
0°C to 70°C
–40°C to +85°C
DS87C530 BLOCK DIAGRAM
Figure 1
V
BAT
RTCX1 RTCX2
GND
V
CC2
V
CC
BATTERY
CONTROL
REAL TIME
CLOCK
PORT LATCH
PORT 0
P1.0–P1.7
PORT 1
TIMER 2
SERIAL PORT 1
ALU REG. 1
ALU REG. 2
16K X 8
OTP
ROM
DATA BUS
PSW
ALU
STACK POINTER
DPTR1
INTERRUPT
LOGIC
TIMER 1
SERIAL PORT 0
PC ADDR. REG.
TIMED
ACCESS
SFR RAM
ADDRESS
BUFFER
256 BYTES
SFR 8 RAM
PC INCREMENT
ADDRESS BUS
P3.0–P3.7
PORT LATCH
INSTRUCTION
DECODE
POWER CONTROL REG.
WATCHDOG REG.
CLOCKS AND
MEMORY CONTROL
OSCILLATOR
WATCHDOG TIMER
RESET
CONTROL
V
CC
POWER MONITOR
XTAL2
XTAL1
022197 2/40
PSEN
GND
ALE
RST
VCC
P2.0–P2.7
PORT 3
PORT 2
INTERRUPT REG.
DPTR0
PORT LATCH
PROG. COUNTER
TIMER 0
AD0–AD7
B REGISTER
PORT LATCH
ACCUMULATOR
1K X 8
SRAM
DS87C530
PIN DESCRIPTION
Table 1
PLCC
52
1,25
29
26
12
TQFP
45
18, 46
22
19
5
SIGNAL
NAME
V
CC
GND
V
CC2
GND2
RST
DESCRIPTION
V
CC
– +5V.
Processor power supply.
GND
– Processor digital circuit ground.
V
CC2
– +5V Real Time Clock supply.
GND2
– Real Time Clock circuit ground.
RST – Input.
The RST input pin contains a Schmitt voltage input to recognize
external active high Reset inputs. The pin also employs an internal pull–down
resistor to allow for a combination of wired OR external Reset sources. An RC
is not required for power–up, as the DS87C530 provides this function internally.
XTAL1, XTAL2
– The crystal oscillator pins XTAL1 and XTAL2 provide support
for parallel resonant, AT cut crystals. XTAL1 acts also as an input if there is an
external clock source in place of a crystal. XTAL2 serves as the output of the
crystal amplifier.
PSEN – Output.
The Program Store Enable output. This signal is commonly
connected to optional external ROM memory as a chip enable. PSEN will pro-
vide an active low pulse and is driven high when external ROM is not being
accessed.
ALE – Output.
The Address Latch Enable output functions as a clock to latch
the external address LSB from the multiplexed address/data bus on Port 0.
This signal is commonly connected to the latch enable of an external 373 family
transparent latch. ALE has a pulse width of 1.5 XTAL1 cycles and a period of
four XTAL1 cycles. ALE is forced high when the DS87C530 is in a Reset condi-
tion. ALE can be disabled by writing ALEOFF=1 (PMR.Z). When ALEOFF=1,
ALE is forced high. ALE operates independently of ALEOFF during external
memory accesses.
Port 0 (AD0–7) – I/O.
Port 0 is an open–drain 8–bit bi–directional I/O port. As
an alternate function Port 0 can function as the multiplexed address/data bus
to access off–chip memory. During the time when ALE is high, the LSB of a
memory address is presented. When ALE falls to a logic 0, the port transitions
to a bi–directional data bus. This bus is used to read external ROM and read/
write external RAM memory or peripherals. When used as a memory bus, the
port provides active high drivers. The reset condition of Port 0 is tri–state.
Pull–up resistors are required when using Port 0 as an I/O port.
Port 1 – I/O.
Port 1 functions as both an 8–bit bi–directional I/O port and an
alternate functional interface for Timer 2 I/O, new External Interrupts, and new
Serial Port 1. The reset condition of Port 1 is with all bits at a logic 1. In this state,
a weak pull–up holds the port high. This condition also serves as an input
mode, since any external circuit that writes to the port will overcome the weak
pull–up. When software writes a 0 to any port pin, the DS87C530 will activate
a strong pull–down that remains on until either a 1 is written or a reset occurs.
Writing a 1 after the port has been at 0 will cause a strong transition driver to
turn on, followed by a weaker sustaining pull–up. Once the momentary strong
driver turns off, the port again becomes the output high (and input) state. The
alternate modes of Port 1 are outlined as follows.
23
24
16
17
XTAL2
XTAL1
38
31
PSEN
39
32
ALE
50
49
48
47
46
45
44
43
3–10
43
42
41
40
39
38
37
36
48–52,
1–3
P0.0 (AD0)
P0.1 (AD1)
P0.2 (AD2)
P0.3 (AD3)
P0.4 (AD4)
P0.5 (AD5)
P0.6 (AD6)
P0.7 (AD7)
P1.0 – P1.7
022197 3/40
DS87C530
PLCC
TQFP
SIGNAL
NAME
Port
Alternate
T2
T2EX
RXD1
TXD1
INT2
INT3
INT4
INT5
DESCRIPTION
Function
External I/O for Timer/Counter 2
Timer/Counter 2 Capture/Reload Trigger
Serial Port 1 Input
Serial Port 1 Output
External Interrupt 2 (Positive Edge Detect)
External Interrupt 3 (Negative Edge Detect)
External Interrupt 4 (Postive Edge Detect)
External Interrupt 5 (Negative Edge Detect)
3
4
5
6
7
8
9
10
30
31
32
33
34
35
36
37
48
49
50
51
52
1
2
3
23
24
25
26
27
28
29
30
P2.0 (AD8)
P2.1 (AD9)
P2.2
(AD10)
P2.3
(AD11)
P2.4
(AD12)
P2.5
(AD13)
P2.6
(AD14)
P2.7
(AD15)
P3.0 – P3.7
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
Port 2 (A8–15) – I/O.
Port 2 is a bi–directional I/O port. The reset condition
of Port 2 is logic high. In this state, a weak pull–up holds the port high. This
condition also serves as an input mode, since any external circuit that writes
to the port will overcome the weak pull–up. When software writes a 0 to any port
pin, the DS87C530 will activate a strong pull–down that remains on until either
a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause
a strong transition driver to turn on, followed by a weaker sustaining pull–up.
Once the momentary strong driver turns off, the port again becomes both the
output high and input state. As an alternate function Port 2 can function as MSB
of the external address bus. This bus can be used to read external ROM and
read/write external RAM memory or peripherals.
15–22
8–15
Port 3 – I/O.
Port 3 functions as both an 8–bit bi–directional I/O port and an
alternate functional interface for External Interrupts, Serial Port 0, Timer 0 and
1 Inputs, and RD and WR strobes. The reset condition of Port 3 is with all bits
at a logic 1. In this state, a weak pull–up holds the port high. This condition also
serves as an input mode, since any external circuit that writes to the port will
overcome the weak pull–up. When software writes a 0 to any port pin, the
DS87C530 will activate a strong pull–down that remains on until either a 1 is
written or a reset occurs. Writing a 1 after the port has been at 0 will cause a
strong transition driver to turn on, followed by a weaker sustaining pull–up.
Once the momentary strong driver turns off, the port again becomes both the
output high and input state. The alternate modes of Port 3 are outlined below.
Port
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
Alternate Mode
RXD0
Serial Port 0 Input
TXD0
Serial Port 0 Output
External Interrupt 0
INT0
External Interrupt 1
INT1
T0
Timer 0 External Input
T1
Timer 1 External Input
External Data Memory Write Strobe
WR
External Data Memory Read Strobe
RD
15
16
17
18
19
20
21
22
42
8
9
10
11
12
13
14
15
35
EA
EA – Input.
Connect to ground to force the DS87C530 to use an external ROM.
The internal RAM is still accessible as determined by register settings. Connect
EA to V
CC
to use internal ROM.
V
BAT
– Input.
Connect to the power source that maintains SRAM and RTC
when V
CC
< V
BAT
. May be connected to a 3V lithium battery or a super–cap.
See the electrical specifications for details.
51
44
V
BAT
022197 4/40
DS87C530
PLCC
27, 28
TQFP
20, 21
SIGNAL
NAME
RTCX2,
RTCX1
DESCRIPTION
RTCX2, RTCX1 – Timekeeping crystal.
Connect a 32.768 KHz crystal
between RTCX2 and RTCX1 to supply the time–base for the real time clock.
The DS87C530 supports both 6 pF and 12.5 pF load capacitance crystals as
selected by an SFR bit described below. To prevent noise from affecting the
RTC, the RTCX2 and RTCX1 pin should be guard–ringed with GND2.
NC – Reserved.
These pins should not be connected. They are reserved for
use with future devices in the family.
2, 11,
13, 14,
40, 41
4, 6, 7,
33, 34,
47
NC
COMPATIBILITY
The DS87C530 is a fully static CMOS 8051 compatible
microcontroller designed for high performance. While
remaining familiar to 8051 users, it has many new fea-
tures. In general, software written for existing 8051
based systems works without modification on the
DS87C530. The exception is critical timing since the
High Speed Micro performs its instructions much faster
than the original for any given crystal selection. The
DS87C530 runs the standard 8051 instruction set. It is
not pin compatible with other 8051s due to the time-
keeping crystal.
The DS87C530 provides three 16–bit timer/counters,
full–duplex serial port (2), 256 bytes of direct RAM plus
1KB of extra MOVX RAM. I/O ports have the same
operation as a standard 8051 product. Timers will
default to a 12 clock per cycle operation to keep their
timing compatible with original 8051 systems. However,
timers are individually programmable to run at the new 4
clocks per cycle if desired. The PCA is not supported.
The DS87C530 provides several new hardware fea-
tures implemented by new Special Function Registers.
A summary of these SFRs is provided below.
are identical instructions. The majority of instructions on
the DS87C530 will see the full 3 to 1 speed improve-
ment. Some instructions will get between 1.5 and 2.4 to
1 improvement. All instructions are faster than the origi-
nal 8051.
The numerical average of all opcodes gives approxi-
mately a 2.5 to 1 speed improvement. Improvement of
individual programs will depend on the actual instruc-
tions used. Speed sensitive applications would make
the most use of instructions that are three times faster.
However, the sheer number of 3 to 1 improved opcodes
makes dramatic speed improvements likely for any
code. These architecture improvements and 0.8
µm
CMOS produce a peak instruction cycle in 121 ns (8.25
MIPs). The Dual Data Pointer feature also allows the
user to eliminate wasted instructions when moving
blocks of memory.
INSTRUCTION SET SUMMARY
All instructions in the DS87C530 perform the same
functions as their 8051 counterparts. Their effect on
bits, flags, and other status functions is identical. How-
ever, the timing of each instruction is different. This
applies both in absolute and relative number of clocks.
For absolute timing of real–time events, the timing of
software loops can be calculated using a table in the
High–Speed Microcontroller User’s Guide. However,
counter/timers default to run at the older 12 clocks per
increment. In this way, timer–based events occur at the
standard intervals with software executing at higher
speed. Timers optionally can run at 4 clocks per incre-
ment to take advantage of faster processor operation.
The relative time of two instructions might be different in
the new architecture than it was previously. For exam-
ple, in the original architecture, the “MOVX A, @DPTR”
instruction and the “MOV direct, direct” instruction used
PERFORMANCE OVERVIEW
The DS87C530 features a high speed 8051 compatible
core. Higher speed comes not just from increasing the
clock frequency, but from a newer, more efficient
design.
This updated core does not have the dummy memory
cycles that are present in a standard 8051. A conven-
tional 8051 generates machine cycles using the clock
frequency divided by 12. In the DS87C530, the same
machine cycle takes four clocks. Thus the fastest
instruction, 1 machine cycle, executes three times
faster for the same crystal frequency. Note that these
022197 5/40
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
